

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

www.qdzbxw.com

SCHEM,MLB_KEPLER_2PHASE,J31

FRB & RISK RAMP 02/15/12

REV	ECN	DESCRIPTION OF REVISION	CK APPD DATE
			2012-02-15

Page	Contents	Sync	Date
1	Table of Contents	MASTER	
2	Revision History	J31_MLB	04/19/2011
3	Power Block Diagram	K17_REF	06/30/2009
4	Revision History	MASTER	
5	BOM Configuration	K17_REF	05/28/2009
6	Functional / ICT Test	K18_MLB	04/27/2010
7	Power Aliases	J31_MLB	08/29/2011
8	Signal Aliases	K18_MLB	04/27/2010
9	CPU DMI/PEG/FDI/RSVD	J5_MLB	03/11/2011
10	CPU CLOCK/MISC/JTAG	K92_MLB	08/03/2010
11	CPU DDR3 INTERFACES	K92_SUMA	06/15/2010
12	CPU POWER	K92_MLB	08/03/2010
13	CPU POWER AND GND	K92_SUMA	06/15/2010
14	CPU DECOUPLING-I	K92_MLB	08/19/2010
15	CPU DECOUPLING-II	K92_MLB	08/19/2010
16	PCH SATA/PCIe/CLK/LPC/SPI	J31_ANNE	06/02/2011
17	PCH DMI/FDI/PM/Graphics	J5_MLB	05/26/2011
18	PCH PCI/USB/TP/RSVD	J31_ANNE	06/02/2011
19	PCH GPIO/MISC/NCTF	J31_ANNE	06/02/2011
20	PCH POWER	J5_MLB	03/21/2011
21	PCH GROUNDS	J5_MLB	03/21/2011
22	PCH DECOUPLING	J5_MLB	05/26/2011
23	CPU & PCH XDP	J31_ANNE	06/09/2011
24	Chipset Support	K92_MLB	07/06/2010
25	USB HUB & MUX	J31_LINDA	09/16/2011
26	CPU Memory S3 Support	K18_MLB	04/27/2010
27	DDR3 SO-DIMM Connector A	K92_SUMA	06/23/2010
28	DDR3 Byte/Bit Swaps	K92_SUMA	05/10/2010
29	DDR3 SO-DIMM Connector B	K92_SUMA	06/23/2010
30	SD Card Connector	J31_YONAS	10/25/2011
31	DDR3/FRAMEBUF VREF MARGINING	J31_ANNE	06/09/2011
32	X19/ALS/CAMERA CONNECTOR	J10_MLB	11/11/2011
33	Thunderbolt Host (1 of 2)	T29_REF	06/14/2011
34	Thunderbolt Host (2 of 2)	T29_REF	06/14/2011
35	Thunderbolt Power Support	T29_REF	06/22/2011
36	ETHERNET PHY (CAESAR IV)	K91_ERIC	10/11/2010
37	Ethernet Connector	K91_TRINHNI	05/26/2010
38	FireWire LLC/PHY (FW643)	K18_MLB	04/27/2010
39	FireWire Port & PHY Power	K91_MLB	06/17/2011
40	FireWire Connector	T27_REF	06/10/2010
41	SATA Redriver/Conn, IR, SIL	J31_YONAS	11/17/2011
42	External A USB3 Connector	J31_LINDA	09/21/2011
43	External B USB3 Connector	J10_MLB	08/04/2011
44	Front Flex Support	K18_MLB	04/27/2010
45	SMC	J31_YONAS	12/19/2011


Page		Contents	Sync	Date
46	50	SMC Support	J31_YONAS	01/19/2012
47	51	LPC+SPI Debug Connector	J5_MLB	05/26/2011
48	52	SMBus Connections	K18_MLB	04/27/2010
49	53	Power Sensors: Load Side	J31_YONAS	01/19/2012
50	54	Power Sensors: High Side, CPU, AXG	J31_YONAS	10/25/2011
51	55	Thermal Sensors	J31_YONAS	09/08/2011
52	56	Fan Connectors	K18_MLB	04/27/2010
53	57	WELLSRING 1	J30_MLB	06/10/2011
54	58	WELLSRING 2	J31_LINDA	07/01/2011
55	59	Digital Accelerometer	J31_YONAS	08/11/2011
56	61	SPI ROM	K91_BEN	06/08/2010
57	62	AUDIO: CODEC/REGULATOR	J31_AUDIO	10/26/2011
58	63	AUDIO: LINE INPUT FILTER	J31_AUDIO	10/26/2011
59	64	AUDIO: DETECT/MIC BIAS	J31_AUDIO	10/26/2011
60	65	AUDIO: HEADPHONE FILTER	J31_AUDIO	10/26/2011
61	66	AUDIO: SPEAKER AMP	J31_AUDIO	10/26/2011
62	67	AUDIO: JACKS	J31_AUDIO	10/26/2011
63	68	AUDIO: JACK TRANSLATORS	J31_AUDIO	10/26/2011
64	69	DC-In & Battery Connectors	J31_JACK	09/02/2011
65	70	PBus Supply & Battery Charger	J31_JACK	11/14/2011
66	71	System Agent Supply	J31_JACK	09/14/2011
67	72	5V / 3.3V Power Supply	J31_JACK	11/09/2011
68	73	1.5V DDR3 Supply	J31_JACK	07/07/2011
69	74	CPU IMVP7 & AXG VCore Regulator	J31_JACK	11/11/2011
70	75	CPU IMVP7 & AXG VCore Output	J31_JACK	11/11/2011
71	76	CPU VCCIO (1V0R1V05 S0) POWER SUPPLY	J31_JACK	09/19/2011
72	77	Misc Power Supplies	J31_JACK	06/10/2011
73	78	Power FETs	J31_MARY	05/05/2011
74	79	Power Control 1/ENABLE	J31_MARY	06/06/2011
75	80	KEPLER PCI-E	J31_SREE	10/25/2011
76	81	KEPLER CORE/FB POWER	D2_MLB_2P	01/18/2012
77	82	KEPLER FRAME BUFFER I/F	J31_SREE	10/25/2011
78	83	1V05 GPU / 1V35 FB POWER SUPPLY	J31_JACK	11/16/2011
79	84	GDDR5 Frame Buffer A	J31_SREE	10/25/2011
80	85	GDDR5 Frame Buffer B	J31_SREE	10/25/2011
81	86	KEPLER LVDS/DP/GPIO	J31_SREE	11/16/2011
82	87	KEPLER GPIOs,CLK & STRAPS	J31_SREE	10/31/2011
83	88	KEPLER PEX PWR/GNDS	J31_SREE	01/18/2012
84	89	GFX IMVP VCore Regulator	D2_MLB_2P	04/27/2010
85	90	LVDS Display Connector	K18_MLB	11/21/2010
86	92	Muxed Graphics Support	K92_MLB	06/20/2011
87	93	Thunderbolt MUXing A	J31_WILL	06/14/2011
88	94	Thunderbolt Connector A	T29_KEP	08/03/2010
89	96	Graphics MUX (GMUX)	K91_MARY	03/21/2011
90	97	LCD Backlight Driver	J31_KIRAN	


Page	Contents	Sync	Date
91	PCH VCCIO (1.05V) POWER SUPPLY	J31_JACK	09/16/2011
92	Power Sequencing EG/PCH S0	J31_SREE	09/19/2011
93	CPU Constraints	K92_MLB	08/09/2010
94	Memory Constraints	K91_MLB	06/25/2011
95	PCH Constraints 1	K92_MLB	08/09/2010
96	PCH Constraints 2	J31_YONAS	05/05/2011
97	Ethernet/FW Constraints	K91_ERIC	08/03/2010
98	Thunderbolt Constraints	T29_REF	06/14/2011
99	SMC Constraints	J31_YONAS	08/11/2011
100	GPU (Kepler) CONSTRAINTS	K92_MLB	08/09/2010
101	Project Specific Constraints	K18_MLB	04/27/2010
102	PCB Rule Definitions	K18_MLB	04/27/2010
103	Power Sensors: SMC Extended	J31_YONAS	09/12/2011
104	Power Sensors: Debug ADC	J31_YONAS	09/12/2011
105	Power Sensors: CPU Ripple	J31_YONAS	08/24/2011

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-9585	1	SCHEM_MLB_KEPLER_2PHASE,J31	SCH	CRITICAL	
820-3330	1	PCBF_MLB_KEPLER_2PHASE,J31	PCB	CRITICAL	


DRAWING
ABBREV=DRAWING
TITLE=MLB
LAST_MODIFIED=Wed Feb 15 20:30:03 2012

DRAWING TITLE		DRAWING NUMBER		SIZE
SCHEM,MLB_KEPLER,J31		051-9585		D
		Apple Inc.		REVISION 3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 1 OF 132		
		SHEET 1 OF 105		



www.qdzbwx.com


SYNC MASTER=K17 REF		SYNC DATE=06/30/2005	
PAGE TITLE			
Power Block Diagram		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	3 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	3 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SYNC MASTER=MASTER

SYNC DATE=MASTER

Revision History

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9585

REVISION
3.0.0

BRANCH

PAGE
4 OF 132

SHEET
4 OF 105

SIZE
D

8

7

6

5

4

3

2

1

BOM VARIANTS - FSB

BOM NUMBER	BOM NAME	BOM OPTIONS
639-3860	PCBA,MLB_2P,FSB,2.3,FOX,512_HYNIX,REN,J31,F327	J31_CMNPTS,SOD1MM:FOXCONN,CPU:2.3GHZ,FB_512_HYNIX,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F327
639-3861	PCBA,MLB_2P,FSB,2.3,MOL,512_SAM,FAIR,J31,F32C	J31_CMNPTS,SOD1MM:MOLEX,CPU:2.3GHZ,FB_512_SAMSUNG,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F32C
639-3862	PCBA,MLB_2P,FSB,2.6,MOL,1G_HY,FAIR,J31,F325	J31_CMNPTS,SOD1MM:MOLEX,CPU:2.6GHZ,FB_1G_HYNIX_A_DIR,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F325
639-3863	PCBA,MLB_2P,FSB,2.6,FOX,1G_SAM,REN,J31,F324	J31_CMNPTS,SOD1MM:FOXCONN,CPU:2.6GHZ,FB_1G_SAMSUNG,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F324
639-3864	PCBA,MLB_2P,FSB,2.7,FOX,1G_HY,REN,J31,F328	J31_CMNPTS,SOD1MM:FOXCONN,CPU:2.7GHZ,FB_1G_HYNIX_A_DIR,FET:REN,DEVEL_BOM,GPUDEC:EXP,EEEE:F328
639-3865	PCBA,MLB_2P,FSB,2.7,MOL,1G_SAM,FAIR,J31,F329	J31_CMNPTS,SOD1MM:MOLEX,CPU:2.7GHZ,FB_1G_SAMSUNG,FET:FAIR,DEVEL_BOM,GPUDEC:EXP,EEEE:F329
607-9557	CMN PTS,PCBA,MLB_KEPLER,J31	J31_COMMON
085-4620	J31 MLB_KEP_2P DEVELOPMENT BOM	J31_DEVEL:PVT

SUB BOMS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
085-4620	1	J31 MLB_KEP_2P DEVELOPMENT BOM	DEVEL	CRITICAL	DEVEL_BOM
607-9557	1	CMN PTS,PCBA,MLB_KEP_2P,J31	CMNPTS	CRITICAL	J31_CMNPTS

BOM GROUPS

BOM GROUP	BOM OPTIONS
J31_COMMON	ALTERNATE,COMMON,J31_COMMON1,J31_COMMON2,J31_PROGPARTS,J31_PROGPARTS1,UVGLUE,J31,J31_PVT
J31_COMMON1	CPUMEM_S0,RAMCFG_SLOT,USBHUB2513B,HUB_NONREM,SMC_PACKAGE:PROD,MAJO:YES,TBTHV:P15V,SKIP_5V3V3:AUDIBLE
J31_COMMON2	BTFWK:S4,TPAD:X2,T29:YES,TBTBST:Y,SDRV_PD,SDRVIC2:MCU,T29_DP_HPD:ALL_OR,LPCPLUS_R:YES,MEN_VDD_SEL:GPIO15,GPU:2P
J31_PROGPARTS	GMUX_PROG,IR_PROG,TPAD_PROG:FSB,ENETROM_PROG:FSB,T29ROM:PROG,T29MCU:PROG
J31_PROGPARTS1	SMC_PROG:RR,BOOTROM_PROG:FSB
J31_PVT	VREF:PROD,XDP,XDP_CPU:BPM,BKLT:PROD,LOADISNS:NO,XWLOADISNS:NO
J31_DEVEL:ENG	DDRVRFE_DAC,VREF:ENG_M3,IVB_PPT_XDP,GMUX_JTAG_CONN,LPCPLUS_CONN:YES,BKLT:ENG,S0PGOOD_ISL,CPURIPPLE_ENG,LOADISNS:YES,XWLOADISNS:YES,DEBUG_ADC
J31_DEVEL:FSB	DDRVRFE_DAC,VREF:ENG_M3,IVB_PPT_XDP,LPCPLUS_CONN:YES,BKLT:PROD,S0PGOOD_ISL,LOADISNS:YES,XWLOADISNS:NO
J31_DEVEL:PVT	LPCPLUS_CONN:YES,XDP_CONN_CPU
IVB_PPT_XDP	XDP,XDP_CONN_PCH,XDP_CONN_CPU,XDP_CPU:BPM,XDP_PCH

BOM GROUP	BOM OPTIONS
VREF:PROD	VREFDQ:M1_M3,VREFCA:LDO
VREF:ENG_M3	VREFDQ:M1_M3,VREFCA:LDO_DAC
VREF:ENG_LDO	VREFDQ:M1_DAC,VREFCA:LDO_DAC

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
33784266	1	IC,CPU,V19B,8,80MP,PRQ,K3,2.3,45W,4+2,1.2,6K,80A	U1000	CRITICAL	CPU:2.3GHZ
33784267	1	IC,CPU,V19B,8,80MP,PRQ,K3,2.3,45W,4+2,1.2,6K,80A	U1000	CRITICAL	CPU:2.6GHZ
33784268	1	IC,CPU,V19B,8,80MP,PRQ,K3,2.7,45W,4+2,1.25,8K,80A	CPU:2.70GHZ		
33784269	1	IC,PCB,PPT,C1,50J78C,PRQ,80A200T77	U1800	CRITICAL	
33784239	1	IC,GPIO,HW,80127-0028-Q0-A0	U8000	CRITICAL	
33881072	1	IC,ADDP,1388781000,PRQ,8,L2V7,PCMA,155110M,C1	U3600	CRITICAL	T29:YES
33880753	1	IC,FWK43-8,13848,PRQ,CMCT,L28M,PCI-E,12	U4100	CRITICAL	
35383055	1	IC,PI3VCEXP2112,K2,8028LA0300T,0-12,M,GPIO	U9390	CRITICAL	
33380619	4	IC,S0RAM,00008,130K32,1,256MB,0-02E,8P	U8400,U8450,U8500,U8550	CRITICAL	FB_512_SAMSUNG
33380620	4	IC,S0RAM,00008,130K32,1,512MB,Y8DA,400M,0-02E	U8400,U8450,U8500,U8550	CRITICAL	FB_512_HYNIX
33380631	4	IC,S0RAM,00008,440K32,5,512MB,D-02E,8P	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_SAMSUNG
33380630	4	IC,S0RAM,00008,440K32,5,512MB,A-02E,8P	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_HYNIX_A_DIR
33380609	4	IC,S0RAM,00008,440K32,8,2048MB,N-02E,8P	U8400,U8450,U8500,U8550	CRITICAL	FB_1G_HYNIX_M_DIR
725-1479	1	MLB,LOC7578,1P,8B,CPU,PCB,T29,00P,833	UV,00LUE,J31	CRITICAL	UVGLUE,J31
51680806	1	CONN,204P,SOD1MM,SOCDET,10K3,3,8MM,80A,FOXCONN	J3100	CRITICAL	SOD1MM:FOXCONN
516-0246	1	CONN,204P,SOD1MM,SOCDET,10K3,3,0-0,FOXCONN	J2900	CRITICAL	SOD1MM:FOXCONN
51680805	1	CONN,204P,SOD1MM,SOCDET,10K3,3,8MM,80A,MOLEX	J3100	CRITICAL	SOD1MM:MOLEX
516-0245	1	CONN,204P,SOD1MM,SOCDET,10K3,3,0-0,MOLEX	J2900	CRITICAL	SOD1MM:MOLEX
51680805	1	CONN,204P,SOD1MM,SOCDET,10K3,3,8MM,80A,MOLEX	J3100	CRITICAL	SOD1MM:HYBRID
516-0246	1	CONN,204P,SOD1MM,SOCDET,10K3,3,0-0,FOXCONN	J2900	CRITICAL	SOD1MM:HYBRID
37680964	2	8203225	Q7310,Q8360	CRITICAL	FET:REN
37680965	2	8203225	Q7310,Q8361	CRITICAL	FET:REN
37680979	2	FW03225	Q7310,Q8360	CRITICAL	FET:FAIR
37680874	2	FW03225	Q7310,Q8361	CRITICAL	FET:FAIR
37680826	1	FET,N-CH,30V,2.400MM,1P,8P,8203332098	Q7030	CRITICAL	FET:REN
37680617	1	FET,N-CH,30V,30A,4.700MM,ALVO305098	Q7030	CRITICAL	FET:REN
37680917	1	FET,N-CH,30V,3.400MM,1P,8P,800033502	Q7030	CRITICAL	FET:FAIR
37681018	1	FET,N-CH,30V,14A,130MM,FW030349	Q7030	CRITICAL	FET:FAIR

Bar Code Labels / EEEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F327]	CRITICAL	EEEE:F327
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F32C]	CRITICAL	EEEE:F32C
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F325]	CRITICAL	EEEE:F325
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F324]	CRITICAL	EEEE:F324
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F328]	CRITICAL	EEEE:F328
826-4393	1	LBL,P/N LABEL,PCB,28MM X 6 MM	[EEEE_F329]	CRITICAL	EEEE:F329

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
157S0058	157S0055		ALL	Delta alt to THE Magnetics
152S0896	152S0518		ALL	MAG LAYERS ALT TO CYRTEC
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
353S2805	353S2603		ALL	Fairchild wafar option
128S0264	128S0257		ALL	Sanyo alt to Kemet
128S0303	128S0282		ALL	Danasonic alt to Sanyo
353S3085	353S1658		ALL	ST Micro alt to LT
376S0972	376S0612		ALL	ROHM alt to Toshiba N-FET
376S0855	376S0613		ALL	RoHM alt to Toshiba dual N-FET
138S0676	138S0691		ALL	Murata alt to Samsung cap
138S0652	138S0648		ALL	Samung / Murata alt for Nipon Indus
138S0681	138S0638		ALL	Nipon Indus alt to Samsung cap
152S0685	152S0796		ALL	Nipon Indus alt for Nipon Indus
376S0977	376S0859		ALL	RoHM alt for RoHM
353S2592	353S3199		ALL	SEMICON Corp alt to Sanyo for M-PS
335S0550	335S0777		ALL	AMS NE type as alternative to 28
371S0709	371S0652		ALL	NEC alternative for gate MOSFET
138S0671	138S0673		ALL	Nipon Indus alt for Murata 10 uF cap
514-0788	514-0671		ALL	Alco 1000 (1000) alt to RoHM
155S0578	155S0367		ALL	Nipon Indus alt to Murata capacitors
138S0681	138S0638		ALL	Nipon Indus alt to Samsung cap
138S0671	138S0673		ALL	Nipon Indus alt to Murata cap
155S0625	155S0559		ALL	RoHM alt to RoHM for ESD
376S0777	376S0761		ALL	AMS alternative to ROHM
157S0084	157S0055		ALL	NEC alternative for alternative transistor
353S3312	353S3055		ALL	AMS alternative to RoHM for M-PS
376S0958	376S0953		ALL	RoHM, Panasonic alt to RoHM
376S1053	376S0604		ALL	RoHM 10000101
371S0713	371S0558		ALL	RoHM 10000101
128S0311	128S0329		ALL	RoHM 10007044
127S0134	127S0111		ALL	RoHM 10000101
127S0127	127S0090		ALL	RoHM 10000101
197S0431	197S0432		ALL	RADAR 10702230
197S0434	197S0343		ALL	RADAR 10735227
197S0435	197S0343		ALL	RADAR 10739227

PD Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
452-1708	2	ICN,M0,600,350K,0.14,00-3,MLA,MST	SOD1MM,SODMM,SOD1MM,SODMM2	CRITICAL	
452-1708	2	ICN,M0,600,350K,0.14,00-3,MLA,MST	SOD1MM,SODMM,SOD1MM,SODMM4	CRITICAL	
725-1607	1	INSULATOR,GPU,J31	GPU_INSULATOR	CRITICAL	

Programmables - All Builds

341S3099	1	IC,TP,PSOC,K9M,DVY,PVT,J31	U5701	CRITICAL	TPAD_PROG:PROT00
341S3351	1	IC,TP,PSOC,90M0101,J31	U5701	CRITICAL	TPAD_PROG:PROT01
341S3227	1	IC,TP,PSOC,PROT02,PROT03-E2,J31	U5701	CRITICAL	TPAD_PROG:PROT03
341S3489	1	IC,TP,PSOC,P18,J31	U5701	CRITICAL	TPAD_PROG:P18
341S3522	1	IC,TP,PSOC,P18,J31	U5701	CRITICAL	TPAD_PROG:FSB

PSOC

341S2830	1	IC,CPAD,LATTICE,0008,K91,K91P,J31	U9600	CRITICAL	GMUX_PROG
336S0042	1	IC,CPAD,LATTICE,LF052-08-0,132 WALL,0000	U9600	CRITICAL	GMUX_BLANK
341S2384	1	IC,ROMROM,12,CY70C3833-LP00	U4800	CRITICAL	IR_PROG
341S3430	1	IC,T29,EEPROM,1K,J30/J31	U3690	CRITICAL	T29ROM:PROG
335S0777	1	IC,EEPROM,2816A,80K,0000	U3690	CRITICAL	T29ROM:BLANK
341S3365	1	IC,PROGRAM,L4C1111A,T29 ROM,M0,PVT,000000,J31	U9330	CRITICAL	T29MCU:PROG
337S3997	1	IC,M0,T29,L4C1111A,130K/028,000000	U9330	CRITICAL	T29MCU:BLANK
335S0852	1	IC,GPIOROM,J31,BLANK	U8701	CRITICAL	GPIOROM:BLANK

ETHERNET ROM

335S0663	1	IC,FLASH,SERIAL,8P1,0000T,PVT,8P,0000	U3990	CRITICAL	ENETROM:BLANK
341S3096	1	IC,ENET ROM,1MBIT,DVY,PVT,K951,K916,J31	U3990	CRITICAL	ENETROM_PROG:PROT03
341S3492	1	IC,PROGRAM,ENET,8P1,ROM,FSB,J30/J31	U3990	CRITICAL	ENETROM_PROG:FSB

SMC

338S0895	1	IC,SMC,82B/217,800K00M,TLP	U4900	CRITICAL	SMC:BLANK
341S3258	1	IC,SMC,DEVELOPMENT-PROT00,J31	U4900	CRITICAL	SMC_PROG:PROT00
341S3294	1	IC,SMC,DEVELOPMENT-PROT02,J31	U4900	CRITICAL	SMC_PROG:PROT01
341S3401	1	IC,EXTERNAL,PROT03,PROT03,J31	U4900	CRITICAL	SMC_PROG:PROT03
341S3481	1	IC,SMC,EXTERNAL,P18,V0,1A03,A3,J31	U4900	CRITICAL	SMC_PROG:A3_P18
341S3296	1	IC,SMC,EXTERNAL,P18,V2,1A140,J31	U4900	CRITICAL	SMC_PROG:P18
341S3297	1	IC,SMC,EXTERNAL,A320AMP,J31	U4900	CRITICAL	SMC_PROG:FB

EFI ROM

335S0740	1	4M MBIT SPI SERIAL SERIAL I/O FLASH	U6100	CRITICAL	BOOTROM:BLANK
341S3257	1	IC,EFI,ROM,PROT00,J31	U6100	CRITICAL	BOOTROM_PROG:PROT00
341S3344	1	IC,EFI,ROM,PROT01,J31	U6100	CRITICAL	BOOTROM_PROG:PROT01
341S3419	1	IC,EFI,ROM,PROT02,J31	U6100	CRITICAL	BOOTROM_PROG:PROT02
341S3454	1	IC,EFI,ROM,PROT03,J31	U6100	CRITICAL	BOOTROM_PROG:PROT03
341S3510	1	IC,EFI,ROM,POST-P18,J31	U6100	CRITICAL	BOOTROM_PROG:P182
341S3476	1	IC,EFI,ROM,P18,J31	U6100	CRITICAL	BOOTROM_PROG:FSB

8

7

6

5

4

3

2


1

SYNC MASTER=K17 REF

SYNC DATE=05/28/2009

PAGE TITLE

BOM Configuration



Apple Inc.

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

I NOT TO REPRODUCE OR COPY IT

I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE

5 OF 132

SHEET

5 OF 105

www.telnetindonesia.com

8

7

6


5

4

3


2

1










PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0066	1	RES.MTS.F12M,1/16W,1K,0402,SMD,LF	R1031		EDP:YES
116S0090	1	RES.MTS.F12M,1/16W,10K,0402,SMD,LF	R1031		EDP:NO

CPU DMI / PEG / FDI / RSVD

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
051-9585


REVISION
3.0.0


BRANCH


PAGE
10 OF 132


SHEET
9 OF 105


SIZE
D





PAGE TITLE		
CPU CLOCK/MISC/JTAG		
 Apple Inc.	DRAWING NUMBER	051-9585
	REVISION	3.0.0
	BRANCH	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE
		11 OF 132
		SHEET
		10 OF 105






SYNC MASTER=K92 MLB		SYNC DATE=08/03/2010	
PAGE TITLE			
CPU POWER			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	13 OF 132
		SHEET	12 OF 105



PAGE TITLE			
CPU POWER AND GND			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
	BRANCH		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
	PAGE	14 OF 132	
	SHEET	13 OF 105	




CPU VCORE DECOUPLING

Intel recommendation: 4x 470uF 4mOhm, 16x 22uF 0805, 4x 10uF 0603, 20x 1uF 0402, 8x 1uF 0402 (NOSTUFF)
Apple Implementation: 4x 470uF 4mOhm, 1x 470uF 4mOhm (NOSTUFF), 16x 22uF 0603, 4x 10uF 0402, 20x 1uF 0402, 28x 1uF 0201 (NOSTUFF), 4x 22uF 0603 (NOSTUFF)


PLACEMENT_NOTE (C1600-C16C7):

Place on bottom side of U1000




PLACEMENT_NOTE (C1620-C1623):

Place near U1000 on bottom side




PLACEMENT_NOTE (C1624-C16D5):

Place near inductors on bottom side



PLACEMENT_NOTE (C1640-C1645):

Place near inductors on bottom side




CPU VCCIO/VCCPQ DECOUPLING

Intel recommendation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402
Apple Implementation: 2x 330uF, 10x 10uF 0603, 26x 1uF 0402


PLACEMENT_NOTE (C1646-C1671):

Place on bottom side of U1000




PLACEMENT_NOTE (C1672-C1681):


Place near U1000 on bottom side




Place near inductors on bottom side



Intel recommendation: 1x 10mOhm resistor, 1x 1uF 0402




CPU VCCPLL DECOUPLING




CPU VCCPLL Low pass filter


PAGE TITLE		SYNC DATE=08/19/2010	
CPU DECOUPLING-I		DRAWING NUMBER	051-9585
Apple Inc.		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	16 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	14 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			















BOM GROUP	BOM OPTIONS
RAMCFG_SLOT	RAMCFG3:H, RAMCFG2:H, RAMCFG1:H, RAMCFG0:H

Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.
Systems with chip-down memory should add pull-downs on another page and set straps per software.

SYNC MASTER=J31 ANNE		SYNC DATE=06/02/2011	
PAGE TITLE			
PCH GPIO/MISC/NCTF			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		21 OF	132
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		19 OF	105
IV ALL RIGHTS RESERVED			









D





B


A




ENET_MEDIA_SENSE ISOLATION CIRCUIT




Unbuffered



PCH uses HDA_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting. Q2620 & 5V pull-up allows circuit to work regardless of HDA voltage.



SYNC MASTER=K92 MLB		SYNC DATE=07/06/20	
PAGE TITLE			
Chipset Support			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
		NOTICE OF PROPRIETARY PROPERTY:	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	26 OF 132
I NOT TO REPRODUCE OR COPY IT		SHEET	24 OF 105
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			

USB MUX FOR LS/FS INTERNAL DEVICES

BOM GROUP	BOM OPTIONS
HUB_ALLREM	HUB_NONREM1_0, HUB_NONREM0_0
HUB_1NONREM	HUB_NONREM1_0, HUB_NONREM0_1
HUB_2NONREM	HUB_NONREM1_1, HUB_NONREM0_0
HUB_3NONREM	HUB_NONREM1_1, HUB_NONREM0_1

NON_REM 1 : NON_REM 0
 0 : 0
 1 : 1
 1 : 1


STRAP PIN CFG
 ALL PORTS ARE REMOVABLE
 PORT 1 IS NON REMOVABLE
 PORT 1&2 ARE NON REMOVABLE
 PORT 1&2&3 ARE NON REMOVABLE

CANNOT INDICATE ALL 4 PORTS ARE NON REMOVABLE ON USB2514B VIA STARPPING, PROGRAM NON_REMOVABLE DEVICE REGISTER 09H

BOM TABLE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
338S0824	1	USB HUB 2514B	U2700	CRITICAL	USBHUB2514B
338S0923	1	USB HUB 2513B	U2700	CRITICAL	USBHUB2513B
338S0983	1	USB HUB 2512B	U2700	CRITICAL	USBHUB2512B


J5 ENGINEERING: USE USB2513B PRODUCTION: USE USB2512B
 J3X ENGINEERING: USE USB2514B PRODUCTION: USE USB2513B



J5 USES 197S0181 FOR Y2700 DUE TO HEIGHT LIMITATION
 J3X USE 197S0284 FOR Y2700 TO SAVE COST

BLUETOOTH FOR J5 & J3X
 TP/KB FOR J5, IR FOR J3X
 SMC DEBUG PORT FOR J5, TP/KB FOR J3X
 NC FOR J5, SMC DEBUG PORT FOR J3X


TO CONNECT TP/KB TO PCH XHCI
 NOSTUFF R5701 & R5702, STUFF R2720 & R2721



USB XHCI/EHCI2 PORT MUX FOR EXT B

PCH PORT 9 (EHCI2)

PCH PORT 1 (XHCI)



PAGE TITLE		PAGE NUMBER	
USB HUB & MUX		051-9585	
Apple Inc.		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		27 OF 132	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		25 OF 105	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the SO-DIMMs when necessary.

ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.


WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.

WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.


P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L

MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L

MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L




1V5 S0 "PGOOD" for CPU



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RST_L	PM_SLP_S3_L	PM_SLP_S4_L	CPU_MEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPU_MEM_RESET_L	1	1
1	1	0	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
4	0	0	1	1	X	1	0	1
5	0	1	1	1	0 (*)	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPU_MEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

SYNC MASTER=K18_MLB

SYNC DATE=04/27/2010

CPU Memory S3 Support

Apple Inc.

051-9585

3.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

REVISION


3.0.0

PAGE

28 OF 132

SHEET

26 OF 105



Page Notes

Power aliases required by this page:


- PPIV5_S3_MEM_A
- PPIV5_S3_MEM_A
- PPIV5_S3_MEM_VTT_A
- PPIV5_S3_MEM_A (2.5 - 3.3V)


Signal aliases required by this page:

- I2C_SODIMMA_SCL
- I2C_SODIMMA_SDA

DOM options provided by this page:

(None)

SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector A		DRAWING NUMBER	SIZE
 Apple Inc.		051-9585	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		3.0.0	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	29 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	27 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





Page Notes

Power aliases required by this page:
- ~PP1V5_S3_MEM_B
- ~PP1V5_S3_MEM_B
- ~PP1V5_S3_MEM_VTT_B
- ~PPSPD_S0_MEM_B (2.5 - 3.3V)
Signal aliases required by this page:
- ~I2C_S0D1MMB_SCL
- ~I2C_S0D1MMB_SDA
ROM options provided by this page:
(None)

DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

"Expansion" (bottom) slot


SYNC MASTER=K92 SUMA		SYNC DATE=06/23/2010	
PAGE TITLE			
DDR3 SO-DIMM Connector B			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	31 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	29 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



SD Not Inserted, CARD_DETECT is OPEN.
CAESAR-IV Card Detect is programmable,
but a Silicon bug makes the active
high case unusable.


SD Detect & Reset Logic


SDCONN_DETECT Debounce, Inversion, Detect-Changed PCH GPIO Latch Circuit
Converts SDCONN from active-low level signal to active-high pulses.




SD Card 3.3V Overcurrent Protection

TPS2065-1 (1.0A limit) has active load discharge so R4810 is NOSTUFF.



SYNCH MASTER=J31 YONAS		SYNCH DATE=10/25/2011	
PAGE TITLE			
SD Card Connector			
	Apple Inc.		DRAWING NUMBER 051-9585
			REVISION 3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I WILL NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 33 OF 132	
		SHEET 30 OF 105	



Page Notes

Power aliases required by this page:
- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF
- =PPDDR_S3_MEMVREF

Signal aliases required by this page:
- =I2C_VREFDACS_SCL
- =I2C_VREFDACS_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:
DDRREF_DAC - Stuffs Apple margining circuit.
VREFDQ:LDO - LDO outputs sent to DQ inputs.
VREFDQ:LDO_DAC - Margined LDO outputs sent to DQ inputs.
VREFDQ:M1_M3 - CPU margined DDR voltage divider sent to DQ inputs.
VREFDQ:M1_DAC - DAC margined DDR voltage divider sent to DQ inputs.
VREFCA:LDO - LDO outputs sent to CA inputs.
VREFCA:LDO_DAC - DAC margined LDO outputs sent to CA inputs.

RST* on 'platform reset' so that system watchdog will disable margining.
NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.

NOTE: CPU DAC output step sizes:
DDR3 (1.5V) 7.70mV per step
DDR3L (1.35V) 6.99mV per step

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3403,R3405		VREFDQ:LDO
116S0004	2	RES,MTL FILM,0.5%,0402,SM,LF	R3409,R3411		VREFCA:LDO

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0218	4	RES,MTL FILM,1%,0402,SM,LF	R3421,R3422,R3441,R3442		VREFDQ:M1_DAC
114S0171	2	RES,MTL FILM,332,1%,0402,SM,LF	R3404,R3406		VREFDQ:M1_DAC

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% VRef)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.000V - 2.000V (+/- 500mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 3.000V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+61uA - -61uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J31 ANNE

SYNC DATE=06/09/2011

DDR3/FRAMEBUF VREF MARGINING

Apple Inc.


DRAWING NUMBER
051-9585

REVISION
3.0.0

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



PAGE
34 OF 132

SHEET
31 OF 105





MOSFET	TPCP8102
CHANNEL	P-TYPE
RDS(ON)	20-30 MOHM @2.5V
LOADING	1 A (EDP)

CRITICAL
Q3550
DMP2018LFK
DFN2563-6



Supervisor & CLKFREG # Isolation
Delay = 60 ms +/- 20%



SYNC MASTER=J30 MLB		SYNC DATE=11/11/2011	
PAGE TITLE			
X19/ALS/CAMERA CONNECTOR			
 Apple Inc.		DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		BRANCH	
		PAGE	35 OF 132
		SHEET	32 OF 105




D
C
B
A

D
C
B
A


8 7 6 5 4 3 2 1

104 7 _=PP1V05 TBT RTR
2100 mA (Single Port)
2250 mA (Dual Port)
EDP: 3000 mA

=PP3V3 TBT RTR 7 33 35
135 mA (Single-Port)
152 mA (Dual-Port)
EDP: 200 mA



Current numbers from Vendor slide (<REDACTED> power measure 1.ppt), emailed 6/21/2010, TDP @ 90C.

SYNC MASTER=T29 REF		SYNC DATE=06/14/2011	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	37 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	34 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8 7 6 5 4 3 2 1

Page Notes

Power aliases required by this page:

- PPVIN_SW_TBTBST (8-13V Boost Input)
- PP15V_TBT_REG (15V Boost Output)
- PP3V3_S0_P3V3TBTFT (3.3V FET Input)
- PP3V3_TBT_FET (3.3V FET Output)
- PP3V3_S0_TBTWRCFL
- PP1V05_S0_P1V05TBTFT (1.05V FET Input)
- PP1V05_TBT_FET (1.05V FET Output)


Signal aliases required by this page:

- TBT_CLKREQ_L
- TBT_RESET_L


BOM options provided by this page:

TBTBST:Y - Stuffs 15V boost circuitry.


Thunderbolt 15V Boost Regulator




Supervisor & CLKREQ# Isolation




3.3V Thunderbolt Switch



1.05V Thunderbolt Switch



SYNC MASTER=T29 REF		SYNC DATE=06/22/2011	
PAGE TITLE			
Thunderbolt Power Support			
	Apple Inc.	DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
		BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	38 OF 132
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	35 OF 105
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





Page Notes


Power aliases required by this page:
(NONE)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)



SYNC MASTER=K91 TRINHNT		SYNC DATE=05/26/2010	
PAGE TITLE			
Ethernet Connector			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	40 OF 132
		SHEET	37 OF 105



Page Notes

Power aliases required by this page:

- =PPBUS_S5_FWPWRSW (FW VP FET Input)
- =PPBUS_FW_FET (FW VP FET Output)
- =PP3V3_FW_P3V3FWFET (3.3V FET Input)
- =PP3V3_FW_FET (3.3V FET Output)
- =PP3V3_FW_FWPHY (PHY 3.3V Power)
- =PP3V3_S0_FWLATEVG
- =PP3V3_S0_FWPWRCTL
- =PP1V05_S0_FWPWRCTL (5KPD Bias Rail)
- =PP1V05_FW_P1V0FWFET (1.0V FET Input)
- =PP1V0_FW_FET_R (1.0V FET Output)
- =PP1V0_FW_FWPHY (PHY 1.0V)


Signal aliases required by this page:

- =FW_CLKREQ_L
- =FW_PME_L


BOM options provided by this page:

(NONE)

FireWire Port Power Switch




Supervisor & CLKREQ# Isolation




FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
Host can detect as load on TPBIAS signal.
Current source only active when FW_PWR_EN is low.



FireWire PHY WAKE# Support


When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.



Dual-purpose output:
1) 5K Pull-down Detect when FW_PWR_EN is low.
2) FW643 WAKE# (PME#) when PHY is powered.

Pull-up provided on another page.

3.3V FW Switch




U4201 & U4202


Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch



LSI FireWire PHY requires 1.0V.
To avoid an extra power supply,
1.05V is used with a series R
to reduce voltage.

SYNC MASTER=K91 MLB		SYNC DATE=06/17/2011	
PAGE TITLE			
FireWire Port & PHY Power			
	Apple Inc.	DRAWING NUMBER	051-9585
		REVISION	3.0.0
	NOTICE OF PROPRIETARY PROPERTY:	BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	42 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	39 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

Power aliases required by this page:

- =PPVP_FW_PORT1
- =PPVP_FW_PHY_CPS_FET (From Port)
- =PPVP_FW_PHY_CPS (To PHY)
- =PP3V3_FW_FWPHY
- =PP3V3_S0_FWLATEVG

Signal aliases required by this page:

- =FW_PHY_DS0
- =FW_PHY_DS1
- =FW_PHY_DS2


NOTE: This page is expected to contain the necessary aliases to map the FireWire TPA/TPB pairs to their appropriate connectors and/or to properly terminate unused signals.

BOM options provided by this page:


(NONE)

1394b implementation based on Apple FireWire Design Guide (FWDG 0.6, 5/14/03)


FW643 has internal leakage path from TPCPS pin to VDD33.
FET blocks current to TPCPS until VDD33 is powered.




Disabled per LSI instructions
(All unused port signals TP/NC)




```
Configures PHY for:
- Port "1" Bilingual (1394B)
```





Place close to FireWire PHY



CRITICAL
L4310




SYNC MASTER=T27 REF		SYNC DATE=06/10/2010	
PAGE TITLE			
FireWire Connector			
 Apple Inc.	DRAWING NUMBER	SIZE	
	051-9585	D	
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		43 OF 132	
		SHEET	
		40 OF 105	



Notes:

OOBD2R was OOB_TEMP, from SSD, to SMC

OOBR2D was TEMP_CTL, from SMC, to SSD



Internally PD ~150K
Write:0xB6 Read:0xB7

C4518 & C4517 Placement Note:
It is critical that these two should be near to U1800 pin AM1 and AM3.

U4510 PS8521A Pin Connections:

- VDD
- TQFN
- A_INP, A_INN, A_OUTP, A_OUTN
- B_OUTN, B_OUTP, B_INN, B_INP
- EN
- B_PRE0/I2C_ADDR0
- APRE0/I2C_ADDR1
- I2C_EN*
- TEST
- THRM PAD

Component Values:

- C4514: 0.1UF, 20%, 10V, CERM, 402
- C4519: 0.01UF, 20%, 18V, CERM, 402
- C4513: 0.01UF, 10%, 16V, CERM, 402
- C4512: 0.01UF, 10%, 16V, CERM, 402
- R4511: 3.74K, 1%, 1/16W, MF-LP, 402
- R4512: 3.74K, 1%, 1/16W, MF-LP, 402

Connector Pinouts:

- SATA HDD D2R RDRIN P
- SATA HDD D2R RDRIN N
- SATA HDD R2D RDRQUT N
- SATA HDD R2D RDRQUT P
- SATA HDD D2R RDRQUT P
- SATA HDD D2R RDRQUT N
- SATA HDD R2D RDRIN N
- SATA HDD R2D RDRIN P
- SATA HDD R2D C N
- SATA HDD R2D C P

Other Components:

- C4518: 0.01UF, 10%, 16V, CERM, 402
- C4517: 0.01UF, 10%, 16V, CERM, 402
- R4511: 3.74K, 1%, 1/16W, MF-LP, 402
- R4512: 3.74K, 1%, 1/16W, MF-LP, 402

Placement Notes:

- PLACE_NEAR=U4510.16:2MM
- PLACE_NEAR=U4510.6:2MM
- PLACE_NEAR=U1800.AM1:5MM, GND_VOID=TRUE
- PLACE_NEAR=U1800.AM3:5MM, GND_VOID=TRUE
- PLACE_NEAR=U4510.12:5MM, GND_VOID=TRUE
- PLACE_NEAR=U4510.11:5MM, GND_VOID=TRUE

Bottom Right Section:

338S0907
CRITICAL

Apple Inc. Logo

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:





Apple Inc.

051-9585

3.0.0

Apple Inc.





USB Port Power Switch

USB Port A (Front Port)


Mojo SMC Debug Mux


Current limit per port (R4600): 2.18A min / 2.63A max

Component	Value
C4690	10UF 20% 6.3V XSR 402
C4691	0.1UF 20% 10V CERM 402
C4695	10UF 20% 6.3V XSR 402
C4617	10UF 20% 6.3V XSR 402
R4600	23.2K 1% 1/16W HP-LF 402
C4650	0.1UF 20% 10V CERM 402
R4650	10K 1% 1/16W HP-LF 402
R4651	5K 1% 1/16W HP-LF 402
R4652	0 1% 1/16W HP-LF 402
U4600	TPS2561DR
U4650	PI3USB1022LE
L4600	FERR-120-OHM-3A
L4610	800HM-25%-100MA 0504
L4620	800HM-25%-100MA 0504
D4600	RCLAMP0582N SLP1210N6
D4610	ESD3V3U4ULC-IP4292 CZ10


Pin	Signal
1	OVBUS
2	OD-
3	OD+
4	OGND
5	OSTDA_SSRX-
6	OSTDA_SSRX+
7	OGND_DRAIN
8	OSTDA_SSTX-
9	OSTDA_SSTX+
10	
11	
12	
13	
14	
15	
16	
17	
18	SHIELD


Pin	Signal
1	USB3.0-J30
2	USB3.0-J30
3	USB3.0-J30
4	USB3.0-J30
5	USB3.0-J30
6	USB3.0-J30
7	USB3.0-J30
8	USB3.0-J30
9	USB3.0-J30
10	USB3.0-J30
11	USB3.0-J30
12	USB3.0-J30
13	USB3.0-J30
14	USB3.0-J30
15	USB3.0-J30
16	USB3.0-J30
17	USB3.0-J30
18	USB3.0-J30




SYNC MASTER=J30_MLB		SYNC DATE=08/04/2011	
PAGE TITLE			
External B USB3 Connector			
 Apple Inc.		DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	47 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	43 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

[illegible]

SYNC MASTER-K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
Front Flex Support			
		DRAWING NUMBER	
Apple Inc.		051-9585	
		SIZE	
		D	
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE			
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		48 OF 132	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		44 OF 105	




SYNC MASTER=T31 YONAS		SYNC DATE=12/19/2011	
PAGE TITLE			
 Apple Inc.		DRAWING NUMBER	
		051-9585	
		SIZE	
		D	
		REVISION	
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		PAGE	
PROPERTY OF APPLE INC.		49 OF 132	
THE POSSESSOR AGREES TO THE FOLLOWING:		SHEET	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		45 OF 105	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



C







B


Schematic diagram of a crystal oscillator circuit. The circuit includes a crystal (Y5010, 3.2x2.5mm-SM, 12.000MHZ-30PPM-10PF), two capacitors (C5010 and C5011, 12PF, 50V, CERM, 402), and a resistor (R5010, 2.49K, 1%, 1/20W, MF, 201). The crystal is connected between SMC_XTAL and SMC_EXTAL. The capacitors are connected to ground and the crystal terminals. The resistor is connected to SMC_XTAL and the crystal terminal 1.

A

32	IN	=BT WAKE L	—
45	IN	SMC SYS LED	SYS LED AND







D

D

C

C

B

B


A

A

GPU Core Load Side Current Sense (IG0C)


Gain: 130.2x, EDP: 25 A
Rsense: 0.001 (R8940)
V across Rsense: 25 mV
Gain needed: 132.0x

Gain Number needs Updating!




CPU VCCIO 1.05V Load Side Current Sense (IC1C)

Gain: 161.5x, EDP: 20 A
Rsense: 0.001 (R7640)
V across Rsense: 20 mV
Gain needed: 165x



CPU VCCSA Load Side Current Sense (IC2C)


Gain: 549x, EDP: 6A
Rsense: 0.001 (R7140)
V across Rsense: 6mV
Gain needed: 550x




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	3	RES,100K,201	C5358,C5327,C5367		LOADISNS:NO

DDR 1.5V S3 (Memory) Current Sense (IM0C)


Gain: 200x, EDP: 9A
Rsense: 0.001 (R5370)
V across Rsense: 9 mV
Gain needed: 336.7x




PBUS Voltage Sense & Enable (VP0R)




DC-In Voltage Sense & Enable (VD0R)




CPU Core Voltage Sense (VC0C)




CPU VCCSA Voltage Sense (VC2C)





AXG Core Voltage Sense (VN0C)



GPU Core Voltage Sense (VG0C)



SYNC MASTER=J31 YONAS		SYNC DATE=01/19/2012	
PAGE TITLE			
Power Sensors: Load Side			
	Apple Inc.	DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		53 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		49 OF 105	
IV ALL RIGHTS RESERVED			



CPU High Side Current Sense (IC0R)

Gain: 50x, EDP: 22.8 A
Rsense: 0.003 (R5400)
V across Rsense: 68.4 mV
Gain needed: 48.25x

CPU Core Load Side Current Sense (IC0C)

Gain: 136.1x, EDP: 97 A
Rsense: 3x of 0.00075 (R7510, R7520, R7530), Raum: 0.00025.
V across Rsense: 24.25 mV
Gain needed: 136.1x

GPU High Side Current Sense (IG0R)

Gain: 200x, EDP: 5.2 A (Kepler)
Rsense: 0.003 (R5410)
V across Rsense: 15.6 mV
Gain needed: 211.54x (Kepler)

AXG Core Load Side Current Sense (IN0C)

Gain: 185.5x, EDP: 46 A
Rsense: 2x of 0.00075 (R7550, R7560), Raum: 0.000375.
V across Rsense: 17.25 mV
Gain needed: 191.3x

OTHER High Side Current Sense (IO0R)

Gain: 50x, EDP: 10.3 A
Rsense: 0.005 (R5440)
V across Rsense: 51.5 mV
Gain needed: 64.1x


Charger (BMON Prod) Current Sense (IPBR)

Charger Gain: 36x
Rsense: 0.010 (R7050)
Max Measured I: 9.2 A

DC-In (AMON) Current Sense (ID0R)

Charger Gain: 20x
Rsense: 0.020 (R7020)
Max Measured I: 8.3 A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,100K,201	C5451,C5461		LOADISNS:NO

SYNC MASTER=J31 YONAS		SYNC DATE=10/25/2011	
PAGE TITLE			
Power Sensors: High Side, CPU, AXG			
 Apple Inc.		DRAWING NUMBER	SHEET
		051-9585	D
		REVISION	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		3.0.0	
		BRANCH	
		PAGE	54 OF 132
		SHEET	50 OF 105

D

C

B

A

D


C

B

A


Thermal Sensor A:
GPU Proximity, GPU Die, Left Heat Pipe, Right Fin Stack

I2C Write: 0x98, I2C Read: 0x99





Thermal Sensor B:
CPU Proximity, Memory Proximity, T29/PCH Proximity, LVDS Proximity (Airflow)


I2C Write: 0x98, I2C Read: 0x99



Thermal Sensor: T29 Die




SYNC MASTER=J31 YONAS		SYNC DATE=09/08/2011	
PAGE TITLE			
Thermal Sensors			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	55 OF 132
		SHEET	51 OF 105




PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER




IC	PIN NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W
		80UA		0.204 V	16.32E-6 W
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W
		14MA (MAX)		0.021 V	294E-6 W
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W

Keyboard Connector





SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with MSP power to isolate when MSP is not powered. No IPD on OE input pin PP3V3_S4 (symbol error).




TPAD Buttons Disable




SYNC MASTER=J30 MLB		SYNC DATE=06/10/2011	
PAGE TITLE			
WELLSPRING 1			
 Apple Inc.		DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	57 OF 132
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	53 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

BOOSTER +18.5VDC FOR SENSORS

- BOOSTER DESIGN CONSIDERATION:
- POWER CONSUMPTION
 - DROOP LINE REGULATION
 - RIPPLE TO MEET ERS
 - 100-300 KHZ CLEAN SPECTRUM
 - STARTUP TIME LESS THAN 2MS
 - R5812,R5813,C5818 MODIFIED




IPD Flex Connector




PIN 21 IS NC ON CUMULUS FLEX
PIN 18 IS NC ON Z2 FLEX

Keyboard Backlight Driver & Detection



Keyboard Backlight Connector



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
35383085	1	BT, BT422, 1-070000 LAMP DRIVER, 02200W-6	US850	CRITICAL	

SYNC MASTER=J31 LINDA

SYNC DATE=07/01/2013

WELLSPRING 2

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

REVISION

3.0.0


BRANCH


PAGE

58 OF 132

SHEET

54 OF 105





D

C

B

A

D


C

B

A


EXTERNAL (HEADSET) MIC INPUT CIRCUITRY


APN: 353S3066 as of July 2011



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6400	READ	0111	0111	0x77
CHS	U6400	WRITE	0111	0110	0x76

SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: DETECT/MIC BIAS			
 Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		PAGE	64 OF 132
		SHEET	59 OF 105



D

C

B

A

D


C


B


A


3X MONO SPEAKER AMPLIFIERS (SSM2375)
APN: 353S2958 as of July 2011
GAIN = +3 DB Rin=80k irrespective of gain
1ST ORDER FC (L&R) = ~737 HZ
1ST ORDER FC (SUB) = ~90 HZ

Gain Pin	Gain dB
Connect to VDD	6
Connect to VDD through 47k	12
Not connected	3
Connect to GND through 47k	9
Connect to GND	0




SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 66 OF 132	
		SHEET 61 OF 105	




SYNC MASTER=J31 AUDIO		SYNC DATE=10/26/2011	
PAGE TITLE			
AUDIO: JACKS			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-9585		D
REVISION			
3.0.0			
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		67 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		62 OF 105	
IV ALL RIGHTS RESERVED			



MagSafe DC Power Jack




SYNC MASTER=J31 JACK		SYNC DATE=09/02/2011	
PAGE TITLE			
DC-In & Battery Connectors			
	Apple Inc.	DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		69 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		64 OF 105	
IV ALL RIGHTS RESERVED			



D
C
B
A

D
C
B
A




INTEL TABLE:

VID1	VID0	Voltage
0	0	0.9V
1	0	0.8V
0	1	0.725V
1	1	0.675V

SYNC MASTER=J31 JACK

SYNC DATE=09/14/2013

System Agent Supply

 Apple Inc.

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

PAGE

71 OF 132

SHEET

66 OF 105

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED





SYNOPSIS: 1.5V DDR3 Supply		SYNOPSIS: 07/07/2015	
PAGE TITLE		PAGE TITLE	
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	73 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	68 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SYNOPSIS: CPU IMVP7 & AXG VCore Regulator		SYNOPSIS: CPU IMVP7 & AXG VCore Regulator	
PAGE TITLE		PAGE TITLE	
Apple Inc.		DRAWING NUMBER	051-9585
NOTICE OF PROPRIETARY PROPERTY:		REVISION	3.0.0
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	74 OF 132
II NOT TO REPRODUCE OR COPY IT		SHEET	69 OF 105
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




D




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




2	4V X5R 402	2	16V X5R 402
---	------------------	---	-------------------




Cougar Point-M requires JTAG pull-ups to be powered at 1.05V in Sus.
Pull-ups (3) must be 51 ohms to support XDP (not required in production).
70mA is required to support pull-ups. Alternative is strong voltage
dividers (200/100) to 3.3V Sus, which burns 100mW in all S-states.



CRITICAL
L7730
(E) (S) (C)





MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.7? A (EDP)

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	3 A (EDP)

MOSFET	SI7108DN
CHANNEL	N-TYPE
RDS(ON)	6 mOhm @4.5V
LOADING	5 A (EDP)

MOSFET	NCP4543
CHANNEL	N-TYPE
RDS(ON)	18 mOhm @4.5V
LOADING	2.4A (EDP)

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	100? mA (EDP)

MOSFET	SIA413
CHANNEL	P-TYPE 12V
RDS(ON)	29 mOhm @4.5V
LOADING	2 mA (EDP)

MOSFET	SIA427
CHANNEL	P-TYPE 8V/5V
RDS(ON)	26 mOhm @1.8V
LOADING	0.11A (EDP)

SWITCH	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	5.6 A (EDP)

MOSFET	SI7615DN
CHANNEL	P-TYPE 20V/12V
RDS(ON)	5.5 mOhm @4.5V
LOADING	8 A (EDP)

SYNC MASTER=J31 MARY

SYNC DATE=05/05/2011

Power FETs

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

REVISION

3.0.0

BRANCH


PAGE

78 OF 132

SHEET

73 OF 105

U7880 default Turn on delay EN--> on is 200-650us.



State	SMC_PM_Q2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	0	0
Deep Sleep (S4)	1	1	0	0
Deep Sleep (S5)	1	0	0	0
Battery Off (G3Hot)	0	0	0	0

3.3V/5.0V Sus ENABLE

3.3V SUS Detect

3.3V/5.0V S4 ENABLE

CHGR VFRQ Generation

S0 ENABLE

ENET Enable Generation

3.3V ENET FET

S0 Rail PGOOD Circuitry
(ISL Version in development)

Thresholds:
VDD: 2.734V-3.010V
V2MON: 2.815V-3.099V
V3MON: 0.572V-0.630V
V4MON: 0.572V-0.630V

Worst-Case Thresholds:
Q2: 0.XXXV
Q3: 0.640V
3.3V w/Divider: 2.345V
Q4: 0.660V

WLAN = ("S3" && "AP_PWR_EN" && ("AC" || "S0"))
NOTE: S3 term is guaranteed by S3 pull-up on open-drain AP_PWR_EN signal.

Apple Inc.

DRAWING NUMBER

051-9585

REVISION

3.0.0

BRANCH

PAGE

79 OF 132

SHEET

74 OF 105

SYNC MASTER=J31 MARY

SYNC DATE=06/06/2013

PAGE TITLE

Power Control 1/ENABLE

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

Page Notes



```
Power aliases required by this page:
- -pp3v3_gpu_vco33
```


Signal aliases required by this page:


ECM options provided by this page:




Note: Removed GND voids from AC caps for layout (J31).




SYNC MASTER=J31 SREE		SYNC DATE=10/25/2011	
PAGE TITLE			
KEPLER PCI-E			
	Apple Inc.		DRAWING NUMBER 051-9585
			SIZE D
			REVISION 3.0.0
NOTICE OF PROPRIETARY PROPERTY:			BRANCH
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE 80 OF 132
			SHEET 75 OF 105



Page Notes	
Power aliases required by this page:	
- vcorefb_vdd	
- vcorefb_vdd_pwrng	
Signal aliases required by this page:	
(NONE)	
BOM aliases provided by this page:	
(NONE)	

SYMC PART-NO: M18-22		SYMC DATE: 01/18/2015	
PAGE TITLE			
KEPLER CORE/FB POWER			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
	BRANCH		
	PAGE	81 OF 132	
NOTICE OF PROPRIETARY PROPERTY:		SHEET	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		76 OF 105	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			





GPU FB SUPPLY

VOUT = 1.5V / 1.35V
11A MAX OUTPUT
F = 500 KHZ

GPU 1V05 SUPPLY


VOUT = 1.05V
5.3A MAX OUTPUT
F = 500 KHZ

SYNCH MASTER=J311 JACK

SYNCH DATE=11/16/2013

PAGE TITLE

1V05 GPU / 1V35 FB POWER SUPPLY



Apple Inc.

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

PAGE

83 OF 132

SHEET

78 OF 105

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED
















Page Notes

Power aliases required by this page:
- ~PP1V35_GPU_FBVDDQ

Signal aliases required by this page:
(NONE)

SNM options provided by this page:
(NONE)



Apple Inc. logo

GDDR5 Frame Buffer B

Apple Inc.

051-9585

3.0.0

85 OF 132

80 OF 105

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED







Page Notes

Power aliases required by this page:

- PP1V05_GPU_PEX_IOVDD
- PP1V05_GPU_PEX_PLLVDD
- PP1V05_GPU_PEX_PLVDD

Signal aliases required by this page:

(NONE)

NOT options provided by this page:

(NONE)

SYNC MASTER=J31 SREE

SYNC DATE=10/31/2011

KEPLER PEX PWR/GNDS

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

PAGE

88 OF 132


SHEET


83 OF 105



D
C
B
A

D
C
B
A




SYNC MASTER=K18 MLB		SYNC DATE=04/27/2010	
PAGE TITLE			
LVDS Display Connector			
 Apple Inc.	DRAWING NUMBER	051-9585	SIZE D
	REVISION	3.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		90 OF 132	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		85 OF 105	
IV ALL RIGHTS RESERVED			

LVDS Transmitter Termination


All emulated LVDS outputs require this termination




DP AUX, DDC, & HPD muxing to IG/EG




TBT/DP HOT PLUG IN



LVDS DDC MUX




SYNC MASTER=K92 MLB		SYNC DATE=11/21/2010	
PAGE TITLE		Muxed Graphics Support	
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	92 OF 132
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	86 OF 105
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.




ILIM = 40000 / Riset


Thunderbolt Connector A


For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0464	1	RES.MTL FILM,1/16W,384K,1,0402,SMD,LF	R9410	CRITICAL	TBTHV:P12V
114S0368	1	RES.MTL FILM,1/16W,36.5K,1,0402,SMD,LF	R9411	CRITICAL	TBTHV:P12V

	Nominal	Min	Max
IHVS0	1120mA	1090mA	1170mA (12W minimum)
IHVS3	125mA	124mA	126mA (1W minimum)



SYNC MASTER=T29 REF		SYNC DATE=06/14/2011	
PAGE TITLE			
Thunderbolt Connector A			
	Apple Inc.	DRAWING NUMBER	051-9585
		SIZE	D
		REVISION	3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
		PAGE	94 OF 132
		SHEET	88 OF 105



SYNC MASTER=K91 MARY

SYNC DATE=08/03/2010

Graphics MUX (GMUX)

Apple Inc.

051-9585

3.0.0

96 OF 132

89 OF 105

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART


IV ALL RIGHTS RESERVED



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.402	SMR9717, R9718, R9719		BKLT:ENG
103S0198	3 RES	THIN FLIM, 1/16W, 10.2 OHM, 0.1, 0.402	SMR9720, R9721, R9722		BKLT:ENG

10.2 ohm resistors for current measurement on LED strings.

SYNC MASTER=J31 KIRAN		SYNC DATE=03/21/2011	
PAGE TITLE			
LCD Backlight Driver			
 Apple Inc.		DRAWING NUMBER	051-9585
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		BRANCH	
		PAGE	97 OF 132
		SHEET	90 OF 105



PAGE TITLE		PAGE TITLE	
PCH VCCIO (1.05V) POWER SUPPLY		PCH VCCIO (1.05V) POWER SUPPLY	
Apple Inc.		DRAWING NUMBER	051-9585
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	3.0.0
		BRANCH	
		PAGE	98 OF 132
		SHEET	91 OF 105

CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CPU_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CPU_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target impedance.

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CPU_AGTL	*	=STANDARD	?	CPU_AGTL	TOP,BOTTOM	=2X_DIELECTRIC	?
CPU_8MIL	*	8 MIL	?	CPU_VID	*	0.457 MM	?
CPU_COMP	*	20 MIL	?	CPU_VREF	*	12 MIL	?
CPU_ITP	*	=2:1_SPACING	?				
CPU_VCCSENSE	*	25 MIL	?				

Most CPU signals with impedance requirements are 50-ohm single-ended.
Some signals require 27.4-ohm single-ended impedance.

SOURCE: IVB PLATFORM DG , Tables 205-207

PCI-Express

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCIE	*	15 MIL	?	PCIE	TOP,BOTTOM	15 MIL	?
CLK_PCIE	*	20 MIL	?				

PEG

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PEG_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PEG_RRX	*	=3X_DIELECTRIC	?
PEG_TXTX	*	=3X_DIELECTRIC	?
PEG_TXRX	*	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PEG_D2R	PEG_D2R	*	PEG_RRX
PEG_R2D	PEG_R2D	*	PEG_TXTX
PEG_D2R	PEG_R2D	*	PEG_TXRX

CPU Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
DMI_S2N	PCIE_85D	PCIE	DMI_S2N P<3:0>	6 9 17
DMI_S2N	PCIE_85D	PCIE	DMI_S2N N<3:0>	6 9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S P<3:0>	6 9 17
DMI_N2S	PCIE_85D	PCIE	DMI_N2S N<3:0>	6 9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA P<7:0>	6 9 17
FDI_DATA	PCIE_85D	PCIE	FDI_DATA N<7:0>	6 9 17
FDI_FSYNC	CEU_50S	CEU_AGTL	FDI_FSYNC<1..0>	6 9 17
FDI_FSYNC	CEU_50S	CEU_AGTL	FDI_FSYNC<1..0>	6 9 17
FDI_INT	CEU_50S	CEU_AGTL	FDI_INT	6 9 17
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU P	10 16
DMI_CLK100M	CLK_PCIE_90D	CLK_PCIE	DMI_CLK100M CPU N	10 16
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_IG_ML P<3:0>	6 9
DP_INT_IG_ML	DP_85D	DISPLAYPORT	DP_INT_IG_ML N<3:0>	6 9
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_IG_AUX P	6 9
DP_INT_IG_AUX	DP_85D	DISPLAYPORT	DP_INT_IG_AUX N	6 9
CPU_EDP_COMP	CEU_27P4S	CEU_COMP	CPU_EDP_COMP	9
CPU_PEG_COMP	CEU_27P4S	CEU_COMP	CPU_PEG_COMP	9
CPU_CFG	CEU_50S	CEU_ITP	CPU_CFG<17..0>	9 23
VDR_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M P	10 16
VDR_CLK_CPU	CLK_PCIE_90D	CLK_PCIE	ITPCPU_CLK100M N	10 16
XDP_CLK_BCH	CLK_PCIE_90D	CLK_PCIE	ITEXDP_CLK100M P	16 23
XDP_CLK_BCH	CLK_PCIE_90D	CLK_PCIE	ITEXDP_CLK100M N	16 23
DP_L_REF_CLKP	CLK_PCIE_90D	CLK_PCIE	DP_L_REF_CLKP	8
DP_L_REF_CLKN	CLK_PCIE_90D	CLK_PCIE	DP_L_REF_CLKN	8
XDP_CPU_TDI	CEU_50S	CEU_ITP	XDP_CPU_TDI	10 23
VDR_TDI	CEU_50S	CEU_ITP	XDP_CPU_TDI	10 23
XDP_TMS	CEU_50S	CEU_ITP	XDP_CPU_TMS	10 23
XDP_TCK	CEU_50S	CEU_ITP	XDP_CPU_TCK	10 23
VDR_TRST_L	CEU_50S	CEU_ITP	XDP_CPU_TRST_L	10 23
XDP_BPM	CEU_50S	CEU_ITP	XDP_BPM L<3..0>	10 23
XDP_BPM_L	CEU_50S	CEU_ITP	XDP_BPM L<7..4>	10 23
VDR_DBRESET_L	CEU_50S	CEU_ITP	XDP_DBRESET_L	10 23 24
XDP_CPU_PWDY_L	CEU_50S	CEU_ITP	XDP_CPU_PWDY_L	10 23
XDP_CPU_PREQ_L	CEU_50S	CEU_ITP	XDP_CPU_PREQ_L	10 23
CPU_CATER_L	CEU_50S	CEU_AGTL	CPU_CATER_L	10 45
CPU_PROC_SEL_L	CEU_50S	CEU_AGTL	CPU_PROC_SEL_L	10 19
CPU_PECI	CEU_50S	CEU_VID	CPU_PECI	10 19 46
CPU_PROCHOT_L	CEU_50S	CEU_AGTL	CPU_PROCHOT_L	10 45 46 69
XDP_CPU_PWRGD	CEU_50S	CEU_ITP	XDP_CPU_PWRGD	23
PM_THERMTRIP_L	CEU_50S	CEU_8MIL	PM_THERMTRIP_L	10 19 46
PM_SYNC	CEU_50S	CEU_AGTL	PM_SYNC	10 17
PM_MEM_PWRGD	CEU_50S	CEU_AGTL	PM_MEM_PWRGD	10 17 26
CPU_PWRGD	CEU_50S	CEU_AGTL	CPU_PWRGD	10 19 23
CPU_SM_RCOMP	CEU_27P4S	CEU_COMP	CPU_SM_RCOMP<2..0>	10
CPU_VIDSOUT	CEU_50S	CEU_VID	CPU_VIDSOUT	12 69
CPU_VIDALERT_L	CEU_50S	CEU_VID	CPU_VIDALERT_L	12 69
CPU_VCCSA_VID<1..0>	CEU_50S	CEU_VID	CPU_VCCSA_VID<1..0>	12 66
CPU_VCCSENSE_P	SENSE_170I_55C	SENSE	CPU_VCCSENSE_P	12 69
CPU_VCCSENSE_N	SENSE_170I_55C	SENSE	CPU_VCCSENSE_N	12 69
CPU_VCCIOSENSE_P	SENSE_170I_55C	SENSE	CPU_VCCIOSENSE_P	12 71
CPU_VCCIOSENSE_N	SENSE_170I_55C	SENSE	CPU_VCCIOSENSE_N	12 71
CPU_AXG_SENSE_P	SENSE_170I_55C	SENSE	CPU_AXG_SENSE_P	12 69
CPU_AXG_SENSE_N	SENSE_170I_55C	SENSE	CPU_AXG_SENSE_N	12 69
CPU_VCC_VALSENSE_P	SENSE_170I_55C	SENSE	CPU_VCC_VALSENSE_P	12
CPU_VCC_VALSENSE_N	SENSE_170I_55C	SENSE	CPU_VCC_VALSENSE_N	12
CPU_AXG_VALSENSE_P	SENSE_170I_55C	SENSE	CPU_AXG_VALSENSE_P	12
CPU_AXG_VALSENSE_N	SENSE_170I_55C	SENSE	CPU_AXG_VALSENSE_N	12
CPU_VCCSASENSE	CEU_50S	CEU_AGTL	CPU_VCCSASENSE	12 66
PPCPU_MEM_VREFDQ_A	CEU_VREF	CEU_VREF	PPCPU_MEM_VREFDQ_A	9 31
PPCPU_MEM_VREFDQ_B	CEU_VREF	CEU_VREF	PPCPU_MEM_VREFDQ_B	9 31
PP0V75_S3_MEM_VREFDQ_A	CEU_VREF	CEU_VREF	PP0V75_S3_MEM_VREFDQ_A	27 31
PP0V75_S3_MEM_VREFDQ_B	CEU_VREF	CEU_VREF	PP0V75_S3_MEM_VREFDQ_B	27 31
PP0V75_S3_MEM_VREFCA_A	CEU_VREF	CEU_VREF	PP0V75_S3_MEM_VREFCA_A	27 31
PP0V75_S3_MEM_VREFCA_B	CEU_VREF	CEU_VREF	PP0V75_S3_MEM_VREFCA_B	27 31
XDP_CPU_CLK100M_P	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_P	23
XDP_CPU_CLK100M_N	CLK_PCIE_90D	CLK_PCIE	XDP_CPU_CLK100M_N	23
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D P<7..0>	6 75 92
PEG_R2D	PEG_80D	PEG_R2D	PEG_R2D N<7..0>	6 75 92
PEG_R2D_C	PEG_80D	PEG_R2D	PEG_R2D_C P<7..0>	8 75
PEG_R2D_C	PEG_80D	PEG_R2D	PEG_R2D_C N<7..0>	8 75
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R P<7..0>	8 75
PEG_D2R	PEG_80D	PEG_D2R	PEG_D2R N<7..0>	8 75
PEG_D2R_C	PEG_80D	PEG_D2R	PEG_D2R_C P<7..0>	6 75
PEG_D2R_C	PEG_80D	PEG_D2R	PEG_D2R_C N<7..0>	6 75

SYNC MASTER=K92 MLB

SYNC DATE=08/09/2010

CPU Constraints

Apple Inc.

051-9585

3.0.0

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

REVISION

BRANCH

PAGE

SHEET

SIZE

D

100 OF 132

93 OF 105

8

7

6

5

4

3

2

1

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_37S	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=STANDARD	=STANDARD
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_CLK2MEM	*	=4:1_SPACING	?
MEM_CTRL2CTRL	*	=3:1_SPACING	?
MEM_CTRL2MEM	*	=2.5:1_SPACING	?
MEM_CMD2CMD	*	=1.5:1_SPACING	?
MEM_CMD2MEM	*	=3:1_SPACING	?
MEM_DATA2DATA	*	=1.5:1_SPACING	?
MEM_DATA2MEM	*	=3:1_SPACING	?
MEM_DQS2MEM	*	=3:1_SPACING	?
MEM_2OTHER	*	25 MILS	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	MEM_*	*	MEM_CLK2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_*	*	MEM_CMD2MEM
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CTRL	MEM_*	*	MEM_CTRL2MEM
MEM_CTRL	MEM_CTRL	*	MEM_CTRL2CTRL

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_DQS	MEM_*	*	MEM_DQS2MEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*	*	*	MEM_2OTHER

DDR3:

DQ/DM signals should be matched within 0.508mm of associated DQS pair.
DQS intra-pair matching should be within 0.127mm, no inter-pair matching requirement.
DQS to clock matching should be within [CLK-12.7mm] and [CLK+25.4mm].
CLK intra-pair matching should be within 0.127mm, inter-pair matching should be within 0.508mm.
CONTROL signals should be matched within [CLK-12.7mm] to [CLK+0.0mm] of CLK pairs.
A/BA/CMD signals should be matched within [CLK-12.7mm] to [CLK+12.7mm] of CLK pairs.
DQ/DQS/A/BA/cmd signal spacing is 4x dielectric, CLK is 5x dielectric.
Maximum length of any signal from die pad to SODIMM pad is 139.7mm, from processor ball to SODIMM pad is 114.3mm.

SOURCE: Calpella SFF Platform DG, Rev 1.5 (#407364), Section 2.2

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<5..0>	6 11 27
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<5..0>	6 11 27
MEM_A_CKE	MEM_37S	MEM_CTRL	MEM A CKE<3..0>	6 11 27
MEM_A_CKE	MEM_37S	MEM_CTRL	MEM A CS L<3..0>	6 11 27
MEM_A_CKE	MEM_37S	MEM_CTRL	MEM A ODT<3..0>	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	6 11 27
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	6 11 27
MEM_A_DQ_BYTE0	MEM_50S	MEM_DATA	MEM A DQ<7..0>	6 11 28
MEM_A_DQ_BYTE1	MEM_50S	MEM_DATA	MEM A DQ<15..8>	6 11 28
MEM_A_DQ_BYTE2	MEM_50S	MEM_DATA	MEM A DQ<23..16>	6 11 28
MEM_A_DQ_BYTE3	MEM_50S	MEM_DATA	MEM A DQ<31..24>	6 11 28
MEM_A_DQ_BYTE4	MEM_50S	MEM_DATA	MEM A DQ<39..32>	6 11 28
MEM_A_DQ_BYTE5	MEM_50S	MEM_DATA	MEM A DQ<47..40>	6 11 28
MEM_A_DQ_BYTE6	MEM_50S	MEM_DATA	MEM A DQ<55..48>	6 11 28
MEM_A_DQ_BYTE7	MEM_50S	MEM_DATA	MEM A DQ<63..56>	6 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	6 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	6 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	6 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	6 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	6 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	6 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	6 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	6 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	6 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	6 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	6 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	6 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	6 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	6 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	6 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	6 11 28
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<5..0>	6 11 29
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<5..0>	6 11 29
MEM_B_CKE	MEM_37S	MEM_CTRL	MEM B CKE<3..0>	6 11 29
MEM_B_CKE	MEM_37S	MEM_CTRL	MEM B CS L<3..0>	6 11 29
MEM_B_CKE	MEM_37S	MEM_CTRL	MEM B ODT<3..0>	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	6 11 29
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	6 11 29
MEM_B_DQ_BYTE0	MEM_50S	MEM_DATA	MEM B DQ<7..0>	6 11 28
MEM_B_DQ_BYTE1	MEM_50S	MEM_DATA	MEM B DQ<15..8>	6 11 28
MEM_B_DQ_BYTE2	MEM_50S	MEM_DATA	MEM B DQ<23..16>	6 11 28
MEM_B_DQ_BYTE3	MEM_50S	MEM_DATA	MEM B DQ<31..24>	6 11 28
MEM_B_DQ_BYTE4	MEM_50S	MEM_DATA	MEM B DQ<39..32>	6 11 28
MEM_B_DQ_BYTE5	MEM_50S	MEM_DATA	MEM B DQ<47..40>	6 11 28
MEM_B_DQ_BYTE6	MEM_50S	MEM_DATA	MEM B DQ<55..48>	6 11 28
MEM_B_DQ_BYTE7	MEM_50S	MEM_DATA	MEM B DQ<63..56>	6 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>	6 11 28
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>	6 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>	6 11 28
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>	6 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>	6 11 28
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>	6 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>	6 11 28
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>	6 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>	6 11 28
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>	6 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>	6 11 28
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>	6 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>	6 11 28
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>	6 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>	6 11 28
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>	6 11 28

8

7

6

5

4

3

2

1

www.teknisi-indonesia.com

SYNC MASTER=K91 MLB

SYNC DATE=06/25/2011

Memory Constraints

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

PAGE

101 OF 132

SHEET

94 OF 105

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
LVDS_85D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_90D_ALT	*	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT	=90_OHM_DIFF_ALT
SATA_90D	*	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF	=90_OHM_DIFF
SATA_37SE	*	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE	=37_OHM_SE
SATA_50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE

SOURCE: HR PLATFORM DESIGN GUIDE, TABLES 191,193


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SOURCE: CR SFF PLATFORM DESIGN GUIDE V0.7, TABLE 4-211, 1x1+

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3	*	=5:1_SPACING	?

ELECTRICAL_CONSTRAINT_SET		NET_TYPE			
		PHYSICAL	SPACING		
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX CH P	8 86
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP IG AUX CH N	8 86
	LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A CLK P	17 89
	LVDS_IG_A_CLK	LVDS_85D	LVDS	LVDS IG A CLK N	17 89
	LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A DATA P<2..0>	17 89
	LVDS_IG_A_DATA	LVDS_85D	LVDS	LVDS IG A DATA N<2..0>	17 89
	LVDS_IG_A_DATA3	LVDS_85D	LVDS	LVDS IG A DATA P<3>	8 17
	LVDS_IG_A_DATA3	LVDS_85D	LVDS	LVDS IG A DATA N<3>	8 17
	LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B DATA P<2..0>	17 89
	LVDS_IG_B_DATA	LVDS_85D	LVDS	LVDS IG B DATA N<2..0>	17 89
		SATA_90D_ALT	SATA	SATA HDD R2D C P	16 41
		SATA_90D_ALT	SATA	SATA HDD R2D C N	16 41
		SATA_90D_ALT	SATA	SATA HDD R2D RC P	41
		SATA_90D_ALT	SATA	SATA HDD R2D RC N	41
322	SATA_HDD_R2D	SATA_90D_ALT	SATA	SATA HDD R2D P	6 41
323		SATA_90D_ALT	SATA	SATA HDD R2D N	6 41
	SATA_HDD_D2R	SATA_90D_ALT	SATA	SATA HDD D2R P	16 41
		SATA_90D_ALT	SATA	SATA HDD D2R N	16 41
		SATA_90D_ALT	SATA	SATA HDD D2R C P	6 41
		SATA_90D_ALT	SATA	SATA HDD D2R C N	6 41
327		SATA_90D_ALT	SATA	SATA HDD D2R RC P	41
327		SATA_90D_ALT	SATA	SATA HDD D2R RC N	41
328		SATA_90D_ALT	SATA	SATA HDD R2D EDROUT P	41
328		SATA_90D_ALT	SATA	SATA HDD R2D EDROUT N	41
329		SATA_90D_ALT	SATA	SATA HDD D2R RDRIN P	41
329		SATA_90D_ALT	SATA	SATA HDD D2R RDRIN N	41
331		SATA_90D_ALT	SATA	SATA HDD D2R EDROUT P	41
331		SATA_90D_ALT	SATA	SATA HDD D2R EDROUT N	41
332		SATA_90D_ALT	SATA	SATA HDD R2D RDRIN P	41
332		SATA_90D_ALT	SATA	SATA HDD R2D RDRIN N	41
	SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D C P	16 41
		SATA_90D	SATA	SATA ODD R2D C N	16 41
	SATA_ODD_R2D	SATA_90D	SATA	SATA ODD R2D P	6 41
		SATA_90D	SATA	SATA ODD R2D N	6 41
	SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R N	16 41
		SATA_90D	SATA	SATA ODD D2R P	16 41
	SATA_ODD_D2R	SATA_90D	SATA	SATA ODD D2R C P	6 41
		SATA_90D	SATA	SATA ODD D2R C N	6 41
333	PCH_SATA3_ICOMP	SATA_50SR	SATA_ICOMP	PCH_SATA3COMP	16
333	PCH_SATA_ICOMP	SATA_37SR	SATA_ICOMP	PCH_SATA1COMP	16
	USB_EXT_A	USB_85D	USB	USB_EXT_A P	18 42
		USB_85D	USB	USB_EXT_A N	18 42
	USB_EXTB_MUX	USB_85D	USB	USB_EXTB_MUX P	25 43
		USB_85D	USB	USB_EXTB_MUX N	25 43
	USB_EXT_C	USB_85D	USB	USB_EXT_C P	8 18
		USB_85D	USB	USB_EXT_C N	8 18
	USB_CAMERA	USB_85D	USB	USB_CAMERA_CONN P	6 32
		USB_85D	USB	USB_CAMERA_CONN N	6 32
335	USB_CAMERA	USB_85D	USB	USB_CAMERA P	18 32
335		USB_85D	USB	USB_CAMERA N	18 32
336	USB_BT	USB_85D	USB	USB_BT P	8 32
336		USB_85D	USB	USB_BT N	8 32
337	USB_BT	USB_85D	USB	USB_BT_CONN P	6 32
337		USB_85D	USB	USB_BT_CONN N	6 32
338	USB_TPAD	USB_85D	USB	USB_TPAD P	8 53
338		USB_85D	USB	USB_TPAD N	8 53
339	USB_TPAD	USB_85D	USB	USB_TPAD R P	25 53 101
339		USB_85D	USB	USB_TPAD R N	25 53 101
340		USB_85D	USB	USB_EXTD_XHCI P	18 25
340		USB_85D	USB	USB_EXTD_XHCI N	18 25
341		USB_85D	USB	USB_HUB_UP P	18 25
341		USB_85D	USB	USB_HUB_UP N	18 25
342	USB_IR	USB_85D	USB	USB_IR P	8 44
342		USB_85D	USB	USB_IR N	8 44

www.teknisi-indonesia.com



LPC Bus Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2x_DIELECTRIC	?

HD Audio Interface Constraints							
PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2x_DIELECTRIC	?

SIO Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_SLOW_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_SLOW	*	8 MIL	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Net Properties


NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
LPC_FRAME_L	LPC_50S	LPC	LPC AD<3..0> 6 16 45 47 89
LPC_RESET_L	LPC_50S	LPC	LPC FRAME L 6 16 45 47 89
LPC_RESET_L	LPC_50S	LPC	LPC RESET L 24 89
CLK_LPC_CLK0	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC R 18 24
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC	LPC CLK33M SMC 24 45
CLK_LPC_50S	CLK_LPC_50S	CLK_LPC	LPC CLK33M LECPLUS 6 24 47
SMBUS_PCH_CLK	SMB_50S	SMB	SMBUS PCH CLK 16 48
SMBUS_PCH_DATA	SMB_50S	SMB	SMBUS PCH DATA 16 48
SMBUS_PCH_0_CLK	SMB_50S	SMB	SMB PCH 0 CLK 16 48
SMBUS_PCH_0_DATA	SMB_50S	SMB	SMB PCH 0 DATA 16 48
SMBUS_PCH_1_CLK	SMB_50S	SMB	SMB PCH 1 CLK 16 48
SMBUS_PCH_1_DATA	SMB_50S	SMB	SMB PCH 1 DATA 16 48
HDA_BIT_CLK	HDA_50S	HDA	HDA BIT CLK 16 57
HDA_BIT_CLK_R	HDA_50S	HDA	HDA BIT CLK R 16
HDA_SYNC	HDA_50S	HDA	HDA SYNC 16 57
HDA_SYNC_R	HDA_50S	HDA	HDA SYNC R 16
HDA_RST_L	HDA_50S	HDA	HDA RST R L 16
HDA_RST_L	HDA_50S	HDA	HDA RST L 16 57
HDA_SDIN0	HDA_50S	HDA	HDA SDIN0 16 57
AUD_SDI_R	HDA_50S	HDA	AUD SDI R 57
HDA_SDOUT	HDA_50S	HDA	HDA SDOUT 16 57
HDA_SDOUT_R	HDA_50S	HDA	HDA SDOUT R 16 24
SPI_CLK_R	SPI_55S	SPI	SPI CLK R 16 47
SPI_CLK	SPI_55S	SPI	SPI CLK 47
SPI_MOSI_R	SPI_55S	SPI	SPI MOSI R 16 47
SPI_MOSI	SPI_55S	SPI	SPI MOSI 47
SPI_MISO	SPI_55S	SPI	SPI MISO 16 47
SPI_CS0_R_L	SPI_55S	SPI	SPI CS0 R L 16 47
SPI_CS0_L	SPI_55S	SPI	SPI CS0 L 47
PCIE_ENET_R2D_P	PCIE_85D	PCIE	PCIE ENET R2D P 36
PCIE_ENET_R2D_N	PCIE_85D	PCIE	PCIE ENET R2D N 36
PCIE_ENET_R2D_C_P	PCIE_85D	PCIE	PCIE ENET R2D C P 16 36
PCIE_ENET_R2D_C_N	PCIE_85D	PCIE	PCIE ENET R2D C N 16 36
PCIE_ENET_D2R_P	PCIE_85D	PCIE	PCIE ENET D2R P 16 36
PCIE_ENET_D2R_N	PCIE_85D	PCIE	PCIE ENET D2R N 16 36
PCIE_ENET_D2R_C_P	PCIE_85D	PCIE	PCIE ENET D2R C P 36
PCIE_ENET_D2R_C_N	PCIE_85D	PCIE	PCIE ENET D2R C N 36
PCIE_AP_R2D_P	PCIE_85D	PCIE	PCIE AP R2D P 6 32
PCIE_AP_R2D_N	PCIE_85D	PCIE	PCIE AP R2D N 6 32
PCIE_AP_R2D_C_P	PCIE_85D	PCIE	PCIE AP R2D C P 16 32
PCIE_AP_R2D_C_N	PCIE_85D	PCIE	PCIE AP R2D C N 16 32
PCIE_AP_D2R_P	PCIE_85D	PCIE	PCIE AP D2R P 16 32
PCIE_AP_D2R_N	PCIE_85D	PCIE	PCIE AP D2R N 16 32
PCIE_AP_D2R_R_P	PCIE_85D	PCIE	PCIE AP D2R R P 32
PCIE_AP_D2R_R_N	PCIE_85D	PCIE	PCIE AP D2R R N 32
PCIE_FW_R2D_P	PCIE_85D	PCIE	PCIE FW R2D P 38
PCIE_FW_R2D_N	PCIE_85D	PCIE	PCIE FW R2D N 38
PCIE_FW_R2D_C_P	PCIE_85D	PCIE	PCIE FW R2D C P 16 38
PCIE_FW_R2D_C_N	PCIE_85D	PCIE	PCIE FW R2D C N 16 38
PCIE_FW_D2R_P	PCIE_85D	PCIE	PCIE FW D2R P 16 38
PCIE_FW_D2R_N	PCIE_85D	PCIE	PCIE FW D2R N 16 38
PCIE_FW_D2R_C_P	PCIE_85D	PCIE	PCIE FW D2R C P 38
PCIE_FW_D2R_C_N	PCIE_85D	PCIE	PCIE FW D2R C N 38
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M PCH P 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M PCH N 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M TBT P 16 33
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M TBT N 16 33
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	ECH CLK96M DOT P 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	ECH CLK96M DOT N 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	ECH CLK100M SATA P 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	ECH CLK100M SATA N 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH CLK14P3M BEFCCLK 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCH CLK33M PCIIIN 16 24
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEX TSTCLK O P 76
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEX TSTCLK O N 76
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEG CLK100M P 16 75
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PEG CLK100M N 16 75
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M ENET P 16 36
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M ENET N 16 36
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP P 16 32
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M AP N 16 32
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW P 16 38
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M FW N 16 38
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M EXCARD P 8 16
CLK_PCIE_90D	CLK_PCIE_90D	CLK_PCIE	PCIE CLK100M EXCARD N 8 16
CLK_PCIE_85D	PCIE_85D	PCIE	PCIE TBT R2D C P<3..0> 8 33
CLK_PCIE_85D	PCIE_85D	PCIE	PCIE TBT R2D C N<3..0> 8 33
CLK_PCIE_85D	PCIE_85D	PCIE	PCIE TBT D2R P<3..0> 8 33
CLK_PCIE_85D	PCIE_85D	PCIE	PCIE TBT D2R N<3..0> 8 33
CLK_PCIE_85D	PCIE_85D	PCIE	PCIE TBT R2D P<3..0> 33
CLK_PCIE_85D	PCIE_85D	PCIE	PCIE TBT R2D N<3..0> 33
CLK_PCIE_85D	PCIE_85D	PCIE	PCIE TBT D2R C P<3..0> 33
CLK_PCIE_85D	PCIE_85D	PCIE	PCIE TBT D2R C N<3..0> 33

SYNC MASTER=J31 YONAS

SYNC DATE=05/05/2013

PAGE TITLE

PCH Constraints 2

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

PAGE

103 OF 132

SHEET

96 OF 105

www.teknisi-indonesia.com

DisplayPort Signal Constraints

NOTE: DisplayPort Physical/Spacing Constraints provided by Chipset or GPU page.

Thunderbolt I2C Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_12C_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_I2C	*	=2x_DIELECTRIC	?

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SFI_55S	*	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt/DP Connector Signal Constraints

[illegible]

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTDP	*	=5x_DIELECTRIC	?	TBTDP	TOP,BOTTOM	=7x_DIELECTRIC	?

SOURCE: Bill Cornelius's Thunderbolt Routing Notes


Thunderbolt IC Net Properties


ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	DP_850	DISELAYPORT	DP TBTSNK0 ML C P<3..0>	6 33 81
	DP_850	DISELAYPORT	DP TBTSNK0 ML C N<3..0>	6 33 81
	DP_TBTSNK0_ML	DISELAYPORT	DP TBTSNK0 ML P<3..0>	6 33
	DP_TBTSNK0_ML	DISELAYPORT	DP TBTSNK0 ML N<3..0>	6 33
	DP_850	DISELAYPORT	DP TBTSNK0 AUXCH C P	6 33 81
	DP_850	DISELAYPORT	DP TBTSNK0 AUXCH C N	6 33 81
	DP_TBTSNK0_AUXCH	DISELAYPORT	DP TBTSNK0 AUXCH P	6 33
	DP_TBTSNK0_AUXCH	DISELAYPORT	DP TBTSNK0 AUXCH N	6 33
	DP_850	DISELAYPORT	DP TBTSNK1 ML C P<3..0>	6 33 81
	DP_850	DISELAYPORT	DP TBTSNK1 ML C N<3..0>	6 33 81
	DP_TBTSNK1_ML	DISELAYPORT	DP TBTSNK1 ML P<3..0>	6 33
	DP_TBTSNK1_ML	DISELAYPORT	DP TBTSNK1 ML N<3..0>	6 33
	DP_850	DISELAYPORT	DP TBTSNK1 AUXCH C P	6 33 81
	DP_850	DISELAYPORT	DP TBTSNK1 AUXCH C N	6 33 81
	DP_TBTSNK1_AUXCH	DISELAYPORT	DP TBTSNK1 AUXCH P	6 33
	DP_TBTSNK1_AUXCH	DISELAYPORT	DP TBTSNK1 AUXCH N	6 33
	DP_850	DISELAYPORT	DP TBTSRC ML C P<3..0>	
	DP_850	DISELAYPORT	DP TBTSRC ML C N<3..0>	
	DP_TBTSRC_AUXCH	DISELAYPORT	DP TBTSRC AUXCH C P	
	DP_850	DISELAYPORT	DP TBTSRC AUXCH C N	
	TBT_120_55G	TBT_120	I2C TBT SCL	33 48
	TBT_120_55G	TBT_120	I2C TBT SDA	33 48
	TBT_SDI_CLK	TBT_SDI	TBT SPI CLK	33
	TBT_SDI_MOSI	TBT_SDI	TBT SPI MOSI	33
	TBT_SDI_MISO	TBT_SDI	TBT SPI MISO	33
	TBT_SDI_CS_L	TBT_SDI	TBT SPI CS_L	33
	TBTDP_800	TBTDP	TBT R2D C P<3..0>	6 8 33 87
	TBTDP_800	TBTDP	TBT R2D C N<3..0>	6 8 33 87
	TBTDP_1000	TBTDP	TBT D2R P<3..0>	8 33 87
	TBTDP_1000	TBTDP	TBT D2R N<3..0>	8 33 87

Only used on hosts supporting Thunderbolt video-in

Thunderbolt/DP Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
TBT_R2D0	TBTDR_80d	TBTDR	TBT R2D P<0>
TBT_R2D0	TBTDR_80d	TBTDR	TBT R2D N<0>
TBT_R2D1	TBTDR_80d	TBTDR	TBT R2D P<1>
TBT_R2D1	TBTDR_80d	TBTDR	TBT R2D N<1>
TBT_D2R0	TBTDR_100d	TBTDR	TBT D2R C P<0>
TBT_D2R0	TBTDR_100d	TBTDR	TBT D2R C N<0>
TBT_D2R1	TBTDR_100d	TBTDR	TBT D2R C P<1>
TBT_D2R1	TBTDR_100d	TBTDR	TBT D2R C N<1>
TBT_A_D2R1_AUXCH_P	TBTDR_100d	TBTDR	TBT A D2R1 AUXCH P
TBT_A_D2R1_AUXCH_N	TBTDR_100d	TBTDR	TBT A D2R1 AUXCH N
DP_SDRVA_ML_C_P<3..0>	TBTDR_80d	TBTDR	DP SDRVA ML C P<3..0>
DP_SDRVA_ML_C_N<3..0>	TBTDR_80d	TBTDR	DP SDRVA ML C N<3..0>
DP_SDRVA_ML_R_P<3..0>	TBTDR_80d	TBTDR	DP SDRVA ML R P<3..0>
DP_SDRVA_ML_R_N<3..0>	TBTDR_80d	TBTDR	DP SDRVA ML R N<3..0>
DP_SDRVA_ML_ODD	TBTDR_80d	TBTDR	DP SDRVA ML P<3>
DP_SDRVA_ML_ODD	TBTDR_80d	TBTDR	DP SDRVA ML N<3>
DP_SDRVA_ML_ODD	TBTDR_80d	TBTDR	DP SDRVA ML P<1>
DP_SDRVA_ML_ODD	TBTDR_80d	TBTDR	DP SDRVA ML N<1>
DP_SDRVA_ML_EVEN	TBTDR_80d	TBTDR	DP SDRVA ML P<2>
DP_SDRVA_ML_EVEN	TBTDR_80d	TBTDR	DP SDRVA ML N<2>
DP_SDRVA_ML_EVEN	TBTDR_80d	TBTDR	DP SDRVA ML P<0>
DP_SDRVA_ML_EVEN	TBTDR_80d	TBTDR	DP SDRVA ML N<0>
DP_SDRVA_AUXCH_P	TBTDR_80d	TBTDR	DP SDRVA AUXCH P
DP_SDRVA_AUXCH_N	TBTDR_80d	TBTDR	DP SDRVA AUXCH N
DP_SDRVA_AUXCH_C_P	TBTDR_80d	TBTDR	DP SDRVA AUXCH C P
DP_SDRVA_AUXCH_C_N	TBTDR_80d	TBTDR	DP SDRVA AUXCH C N
TBT_A_ML_P<3..0>	TBTDR_80d	TBTDR	TBT A ML P<3..0>
TBT_A_ML_N<3..0>	TBTDR_80d	TBTDR	TBT A ML N<3..0>
TBT_A_ML_C_P<3..0>	TBTDR_80d	TBTDR	TBT A ML C P<3..0>
TBT_A_ML_C_N<3..0>	TBTDR_80d	TBTDR	TBT A ML C N<3..0>
DP_A_EXT_AUXCH_P	TBTDR_80d	TBTDR	DP A EXT AUXCH P
DP_A_EXT_AUXCH_N	TBTDR_80d	TBTDR	DP A EXT AUXCH N

SYNC MASTER-T29 REF		SYNC DATE=06/14/2011	
PAGE TITLE			
Thunderbolt Constraints			
	DRAWING NUMBER		SIZE
	051-9585		D
	REVISION		
		3.0.0	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH			
PAGE		105 OF 132	
SHEET		98 OF 105	



PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
1TO1_DIFFPAIR	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM

SMC SMBus Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
SMBUS_SMC_0_S0_SCL	SMB_50S	SMB	SMBUS_SMC_0_S0_SCL 45 48
SMBUS_SMC_0_S0_SDA	SMB_50S	SMB	SMBUS_SMC_0_S0_SDA 45 48
SMBUS_SMC_1_S0_SCL	SMB_50S	SMB	SMBUS_SMC_1_S0_SCL 45 48
SMBUS_SMC_1_S0_SDA	SMB_50S	SMB	SMBUS_SMC_1_S0_SDA 45 48
SMBUS_SMC_2_S3_SCL	SMB_50S	SMB	SMBUS_SMC_2_S3_SCL 6 45 48
SMBUS_SMC_2_S3_SDA	SMB_50S	SMB	SMBUS_SMC_2_S3_SDA 6 45 48
SMBUS_SMC_3_SCL	SMB_50S	SMB	SMBUS_SMC_3_SCL 45 48
SMBUS_SMC_3_SDA	SMB_50S	SMB	SMBUS_SMC_3_SDA 45 48
SMBUS_SMC_5_G3_SCL	SMB_50S	SMB	SMBUS_SMC_5_G3_SCL 6 45 48
SMBUS_SMC_5_G3_SDA	SMB_50S	SMB	SMBUS_SMC_5_G3_SDA 6 45 48

SMBus Charger Net Properties

NET_TYPE			
ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	
CHGR_CSI	1TO1_DIEEPAIR		CHGR_CSI_P 65
CHGR_CSI	1TO1_DIEEPAIR		CHGR_CSI_N 65
CHGR_CSO	1TO1_DIEEPAIR		CHGR_CSO_P 65
CHGR_CSO	1TO1_DIEEPAIR		CHGR_CSO_N 65

SYNC MASTER=J31 YONAS

SYNC DATE=08/11/2013

SMC Constraints

Apple Inc.

DRAWING NUMBER

051-9585

SIZE

D

REVISION

3.0.0

BRANCH

PAGE

106 OF 132

SHEET

99 OF 105

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
GDDR5_45R50SE	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	12.7 MM	=STANDARD	=STANDARD
GDDR5_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
GDDR5_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GDDR5_CLK	*	=5x_DIELECTRIC	?	GDDR5_CLK	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR5_CMD	*	=3x_DIELECTRIC	?	GDDR5_CMD	TOP,BOTTOM	=4x_DIELECTRIC	?
GDDR5_DATA	*	=3x_DIELECTRIC	?	GDDR5_DATA	TOP,BOTTOM	=5x_DIELECTRIC	?
GDDR5_EDC	*	=5x_DIELECTRIC	?	GDDR5_EDC	TOP,BOTTOM	=5x_DIELECTRIC	?

Digital Video Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_8SD	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
LVDS_8SD	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DISPLAYPORT	*	=3x_DIELECTRIC	?
LVDS	*	=3x_DIELECTRIC	?

LVDS intra-pair matching should be 0.127 mm. Pairs should be within 0.508mm of entire channel.

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.

DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.

Max length of LVDS/DisplayPort/TMDS traces: 13 inches.

SOURCE: Calpella SFF DG Rev 1.5 (407364) and Family GPU DG-04202-001-v04.

GDDR5 FB A Net Properties

ELECTRICAL_CONSTRAINT_SEKT		SEC_ZONE		
		OFFICIAL	OFFICE	
	FR A0 CLK	00005_800	00005_CLK	FB A0 CLK P 77 79
	FR A0 CLK	00005_800	00005_CLK	FB A0 CLK N 77 79
	FR A1 CLK	00005_800	00005_CLK	FB A1 CLK P 77 79
	FR A1 CLK	00005_800	00005_CLK	FB A1 CLK N 77 79
	FR A0_CMO	00005_450E	00005_CMO	FB A0 A<8...0> 6 77 79
	FR A1_CMO	00005_450E	00005_CMO	FB A1 A<8...0> 6 77 79
	FR A0_CMO	00005_450E	00005_CMO	FB A0 ABI L 6 77 79
	FR A1_CMO	00005_450E	00005_CMO	FB A1 ABI L 6 77 79
	FR A0_CMO	00005_450E	00005_CMO	FB A0 RAS L 77 79
	FR A1_CMO	00005_450E	00005_CMO	FB A1 RAS L 77 79
	FR A0_CMO	00005_450E	00005_CMO	FB A0 CAS L 77 79
	FR A1_CMO	00005_450E	00005_CMO	FB A1 CAS L 77 79
	FR A0_CMO	00005_450E	00005_CMO	FB A0 WE L 77 79
	FR A1_CMO	00005_450E	00005_CMO	FB A1 WE L 77 79
	FR A0_CMO_R	00005_450E	00005_CMO	FB A0 CKE L 77 79
	FR A1_CMO_R	00005_450E	00005_CMO	FB A1 CKE L 77 79
	FR A0_CMO	00005_450E	00005_CMO	FB A0 CS L 77 79
	FR A1_CMO	00005_450E	00005_CMO	FB A1 CS L 77 79
	FR A0_EDC<0>	00005_450E	00005_EDC	FB A0 EDC<0> 6 77 79
SEC	FR A0_EDC<1>	00005_450E	00005_EDC	FB A0 EDC<1> 6 77 79
SEC	FR A0_EDC<2>	00005_450E	00005_EDC	FB A0 EDC<2> 6 77 79
SEC	FR A0_EDC<3>	00005_450E	00005_EDC	FB A0 EDC<3> 6 77 79
SEC	FR A1_EDC<0>	00005_450E	00005_EDC	FB A1 EDC<0> 6 77 79
SEC	FR A1_EDC<1>	00005_450E	00005_EDC	FB A1 EDC<1> 6 77 79
SEC	FR A1_EDC<2>	00005_450E	00005_EDC	FB A1 EDC<2> 6 77 79
SEC	FR A1_EDC<3>	00005_450E	00005_EDC	FB A1 EDC<3> 6 77 79
SEC	FR A0_DBI L<0>	00005_450E	00005_DATA	FB A0 DBI L<0> 6 77 79
SEC	FR A0_DBI L<1>	00005_450E	00005_DATA	FB A0 DBI L<1> 6 77 79
SEC	FR A0_DBI L<2>	00005_450E	00005_DATA	FB A0 DBI L<2> 6 77 79
SEC	FR A0_DBI L<3>	00005_450E	00005_DATA	FB A0 DBI L<3> 6 77 79
SEC	FR A1_DBI L<0>	00005_450E	00005_DATA	FB A1 DBI L<0> 6 77 79
SEC	FR A1_DBI L<1>	00005_450E	00005_DATA	FB A1 DBI L<1> 6 77 79
SEC	FR A1_DBI L<2>	00005_450E	00005_DATA	FB A1 DBI L<2> 6 77 79
SEC	FR A1_DBI L<3>	00005_450E	00005_DATA	FB A1 DBI L<3> 6 77 79
SEC	FR A0_WCLK<0>	00005_800	00005_CMO	FB A0 WCLK P<0> 6 77 79
SEC	FR A0_WCLK<0>	00005_800	00005_CMO	FB A0 WCLK N<0> 6 77 79
SEC	FR A0_WCLK<1>	00005_800	00005_CMO	FB A0 WCLK P<1> 6 77 79
SEC	FR A0_WCLK<1>	00005_800	00005_CMO	FB A0 WCLK N<1> 6 77 79
SEC	FR A1_WCLK<0>	00005_800	00005_CMO	FB A1 WCLK P<0> 6 77 79
SEC	FR A1_WCLK<0>	00005_800	00005_CMO	FB A1 WCLK N<0> 6 77 79
SEC	FR A1_WCLK<1>	00005_800	00005_CMO	FB A1 WCLK P<1> 6 77 79
SEC	FR A1_WCLK<1>	00005_800	00005_CMO	FB A1 WCLK N<1> 6 77 79
SEC	FR A0_DQ<7...0>	00005_450E	00005_DATA	FB A0 DQ<7...0> 6 77 79
SEC	FR A0_DQ<15...8>	00005_450E	00005_DATA	FB A0 DQ<15...8> 6 77 79
SEC	FR A0_DQ<23...16>	00005_450E	00005_DATA	FB A0 DQ<23...16> 6 77 79
SEC	FR A0_DQ<31...24>	00005_450E	00005_DATA	FB A0 DQ<31...24> 6 77 79
SEC	FR A1_DQ<7...0>	00005_450E	00005_DATA	FB A1 DQ<7...0> 6 77 79
SEC	FR A1_DQ<15...8>	00005_450E	00005_DATA	FB A1 DQ<15...8> 6 77 79
SEC	FR A1_DQ<23...16>	00005_450E	00005_DATA	FB A1 DQ<23...16> 6 77 79
SEC	FR A1_DQ<31...24>	00005_450E	00005_DATA	FB A1 DQ<31...24> 6 77 79
SEC	FR A0_RESET L	00005_450E	00005_CMO	FB A0 RESET L 77 79

GDDR5 FB B Net Properties


ELECTRICAL_CONSTRAINT_SET		SET_NAME		
		INTERNAL	EXTERNAL	
	FB_B0_CLK	gpio5_80n	gpio5_clk	FB B0 CLK P 77 80
	FB_B0_CLK	gpio5_80n	gpio5_clk	FB B0 CLK N 77 80
	FB_B1_CLK	gpio5_80n	gpio5_clk	FB B1 CLK P 77 80
	FB_B1_CLK	gpio5_80n	gpio5_clk	FB B1 CLK N 77 80
	FB_B0_CMO	gpio5_455e	gpio5_cmo	FB B0 A<8...0> 6 77 80
	FB_B1_CMO	gpio5_455e	gpio5_cmo	FB B1 A<8...0> 6 77 80
	FB_B0_CMO	gpio5_455e	gpio5_cmo	FB B0 ABI L 6 77 80
	FB_B1_CMO	gpio5_455e	gpio5_cmo	FB B1 ABI L 6 77 80
	FB_B0_CMO	gpio5_455e	gpio5_cmo	FB B0 RAS L 77 80
	FB_B1_CMO	gpio5_455e	gpio5_cmo	FB B1 RAS L 77 80
	FB_B0_CMO	gpio5_455e	gpio5_cmo	FB B0 CAS L 77 80
	FB_B1_CMO	gpio5_455e	gpio5_cmo	FB B1 CAS L 77 80
	FB_B0_CMO	gpio5_455e	gpio5_cmo	FB B0 WE L 77 80
	FB_B1_CMO	gpio5_455e	gpio5_cmo	FB B1 WE L 77 80
	FB_B0_CMO_E	gpio5_455e	gpio5_cmo	FB B0 CKE L 77 80
	FB_B1_CMO_E	gpio5_455e	gpio5_cmo	FB B1 CKE L 77 80
	FB_B0_CMO	gpio5_455e	gpio5_cmo	FB B0 CS L 77 80
	FB_B1_CMO	gpio5_455e	gpio5_cmo	FB B1 CS L 77 80
	FB_B0_EDC<0>	gpio5_455e	gpio5_epc	FB B0 EDC<0> 6 77 80
	FB_B0_EDC<1>	gpio5_455e	gpio5_epc	FB B0 EDC<1> 6 77 80
	FB_B0_EDC<2>	gpio5_455e	gpio5_epc	FB B0 EDC<2> 6 77 80
	FB_B0_EDC<3>	gpio5_455e	gpio5_epc	FB B0 EDC<3> 6 77 80
	FB_B1_EDC<0>	gpio5_455e	gpio5_epc	FB B1 EDC<0> 6 77 80
	FB_B1_EDC<1>	gpio5_455e	gpio5_epc	FB B1 EDC<1> 6 77 80
	FB_B1_EDC<2>	gpio5_455e	gpio5_epc	FB B1 EDC<2> 6 77 80
	FB_B1_EDC<3>	gpio5_455e	gpio5_epc	FB B1 EDC<3> 6 77 80
	FB_B0_DBI_L<0>	gpio5_455e	gpio5_data	FB B0 DBI L<0> 6 77 80
	FB_B0_DBI_L<1>	gpio5_455e	gpio5_data	FB B0 DBI L<1> 6 77 80
	FB_B0_DBI_L<2>	gpio5_455e	gpio5_data	FB B0 DBI L<2> 6 77 80
	FB_B0_DBI_L<3>	gpio5_455e	gpio5_data	FB B0 DBI L<3> 6 77 80
	FB_B1_DBI_L<0>	gpio5_455e	gpio5_data	FB B1 DBI L<0> 6 77 80
	FB_B1_DBI_L<1>	gpio5_455e	gpio5_data	FB B1 DBI L<1> 6 77 80
	FB_B1_DBI_L<2>	gpio5_455e	gpio5_data	FB B1 DBI L<2> 6 77 80
	FB_B1_DBI_L<3>	gpio5_455e	gpio5_data	FB B1 DBI L<3> 6 77 80
	FB_B0_WCLK<0>	gpio5_80n	gpio5_cmo	FB B0 WCLK P<0> 6 77 80
	FB_B0_WCLK<0>	gpio5_80n	gpio5_cmo	FB B0 WCLK N<0> 6 77 80
	FB_B0_WCLK<1>	gpio5_80n	gpio5_cmo	FB B0 WCLK P<1> 6 77 80
	FB_B0_WCLK<1>	gpio5_80n	gpio5_cmo	FB B0 WCLK N<1> 6 77 80
	FB_B1_WCLK<0>	gpio5_80n	gpio5_cmo	FB B1 WCLK P<0> 6 77 80
	FB_B1_WCLK<0>	gpio5_80n	gpio5_cmo	FB B1 WCLK N<0> 6 77 80
	FB_B1_WCLK<1>	gpio5_80n	gpio5_cmo	FB B1 WCLK P<1> 6 77 80
	FB_B1_WCLK<1>	gpio5_80n	gpio5_cmo	FB B1 WCLK N<1> 6 77 80
	FB_B0_DQ<7...0>	gpio5_455e	gpio5_data	FB B0 DQ<7...0> 6 77 80
	FB_B0_DQ<15...8>	gpio5_455e	gpio5_data	FB B0 DQ<15...8> 6 77 80
	FB_B0_DQ<23...16>	gpio5_455e	gpio5_data	FB B0 DQ<23...16> 6 77 80
	FB_B1_DQ<7...0>	gpio5_455e	gpio5_data	FB B1 DQ<7...0> 6 77 80
	FB_B1_DQ<15...8>	gpio5_455e	gpio5_data	FB B1 DQ<15...8> 6 77 80
	FB_B1_DQ<23...16>	gpio5_455e	gpio5_data	FB B1 DQ<23...16> 6 77 80
	FB_B1_DQ<31...24>	gpio5_455e	gpio5_data	FB B1 DQ<31...24> 6 77 80
	FB_B0_RESET	gpio5_455e	gpio5_cmo	FB B0 RESET L 77 80
	FB_B1_RESET	gpio5_455e	gpio5_cmo	FB B1 RESET L 77 80

MUXGFX Net Properties

[illegible]

Kepler Net Properties

ELECTRICAL_CONSTRAINT_SET		SET_NAME		
		PHYSICAL	SPECIFIC	
	GPU CLK27M_IN	CLK_SLOW_45S	CLK_SLOW	GPU OSC 27M XTALIN 81 82
	GPU CLK27M_OUT	CLK_SLOW_45S	CLK_SLOW	GPU OSC 27M XTALOUT 81 82
81	GPU CLK27M_IN	CLK_SLOW_45S	CLK_SLOW	GPU OSC 27M XTALOUT R 82
	LVDS_EG_A_CLK	LVDS_85S	LVDS	LVDS EG A CLK P 81 89
	LVDS_EG_A_CLK	LVDS_85S	LVDS	LVDS EG A CLK N 81 89
	LVDS_EG_A_DATA	LVDS_85S	LVDS	LVDS EG A DATA P<2..0> 81 89
	LVDS_EG_A_DATA	LVDS_85S	LVDS	LVDS EG A DATA N<2..0> 81 89
	LVDS_EG_A_DATA3	LVDS_85S	LVDS	LVDS EG A DATA P<3> 81 89
	LVDS_EG_A_DATA3	LVDS_85S	LVDS	LVDS EG A DATA N<3> 81 89
	LVDS_EG_B_DATA	LVDS_85S	LVDS	LVDS EG B DATA P<2..0> 81 89
	LVDS_EG_B_DATA	LVDS_85S	LVDS	LVDS EG B DATA N<2..0> 81 89
	LVDS_EG_B_DATA3	LVDS_85S	LVDS	LVDS EG B DATA P<3> 81 89
	LVDS_EG_B_DATA3	LVDS_85S	LVDS	LVDS EG B DATA N<3> 81 89
	DP_EXTM_ML	DP_85D	DISPLAYPORT	DP EXTMA ML C P<3..0> 81 87
	DP_EXTM_ML	DP_85D	DISPLAYPORT	DP EXTMA ML C N<3..0> 81 87
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP EXTMA AUXCH C P 86 87
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP EXTMA AUXCH C N 86 87
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP EG AUX_CH P 81 86
	DP_AUX_CH	DP_85D	DISPLAYPORT	DP EG AUX_CH N 81 86
81	DP_AUX_CH	DP_85D	DISPLAYPORT	DP EXTMA ML P<3..0> 87
81	DP_AUX_CH	DP_85D	DISPLAYPORT	DP EXTMA ML N<3..0> 87
81	DP_AUX_CH	DP_85D	DISPLAYPORT	DP EXTMA AUXCH P 87
81	DP_AUX_CH	DP_85D	DISPLAYPORT	DP EXTMA AUXCH N 87

SYNCH MASTER=K92 MLB		SYNCH DATE=08/09/2010	
PAGE TITLE			
<div style="text-align: center;">  <h1>GPU (Kepler) CONSTRAINTS</h1> <h2>Apple Inc.</h2> </div>			
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		DRAWING NUMBER	SIZE
		051-9585	D
		REVISION	
		3.0.0	
		BRANCH	
		PAGE	
		107 OF 132	
		SHEET	
		100 OF 105	

J31 Board-Specific Spacing & Physical Constraints

BOARD LAYERS	BOARD AREAS	BOARD UNITS (MIL or MM)	ALLEGRO VERSION
TOP, INL2, INL3, INL4, INL5, INL6, INL7, INL8, INL9, INL10, INL11, BOTTOM	NO_TYPE_BGA	MM	16.2

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	-50_OBM_SE	-50_OBM_SE	10 MM	0 MM	0 MM
STANDARD	*	Y	-DEFAULT	-DEFAULT	10 MM	-DEFAULT	-DEFAULT

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_00M_SX	TOP_BOTTOM	Y	0.090 MM	0.090 MM			
55_00M_SX	*	Y	0.076 MM	0.076 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP_BOTTOM	Y	0.110 MM	0.095 MM			
50_OHM_SE	*	Y	0.090 MM	0.090 MM	<STANDARD	<STANDARD	<STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP_BOTTOM	Y	0.13 MM	0.13 MM			
45_OHM_SE	*	Y	0.099 MM	0.099 MM	*STANDARD	*STANDARD	*STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP_BOTTOM	Y	0.165 MM	0.095 MM			
40_OHM_SE	*	Y	0.135 MM	0.090 MM	-STANDARD	-STANDARD	-STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
37_08M_SE	TOP_BOTTOM	Y	0.185 MM	0.095 MM			
37_08M_SE	*	Y	0.155 MM	0.090 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
2704_OBK_SE	TOP_BOTTOM	Y	0.310 MM	0.085 MM			
2704_OBK_SF	A	N	0.350 MM	0.3 MM	--STANDARD	--STANDARD	--STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
72_00M_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
72_00M_DIFF	10L1, 10L4, 10P1, 10L12	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_00M_DIFF	18L2, 18L11	Y	0.154 MM	0.154 MM		0.200 MM	0.200 MM
72_00M_DIFF	TOP, BOTTOM	Y	0.175 MM	0.175 MM		0.200 MM	0.200 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
\$Q_QM_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
\$Q_QM_DIFF	0001, 1000, 1001, 1010	Y	0.105 MM	0.091 MM		0.120 MM	0.080 MM
\$Q_QM_DIFF	1011, 1101, 1111	Y	0.105 MM	0.091 MM		0.120 MM	0.080 MM
\$Q_QM_DIFF	TOP, BOTTOM	Y	0.135 MM	0.135 MM		0.160 MM	0.160 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_08M_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
85_08M_DIFF	ISL2, ISL10, ISL12	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_08M_DIFF	ISL2, ISL11	Y	0.110 MM	0.090 MM		0.180 MM	0.180 MM
85_08M_DIFF	TOP, BOTTOM	Y	0.125 MM	0.090 MM		0.190 MM	0.190 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
90_OHM_DIFF	DIFF_100U, 100L, 100L2	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	ISL2, ISL11	Y	0.102 MM	0.090 MM		0.220 MM	0.220 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.090 MM		0.230 MM	0.230 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
105_OHM_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
105_OHM_DIFF	DIFF_105UM_105UM_105UM	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
105_OHM_DIFF	ISL2,ISL11	Y	0.080 MM	0.080 MM		0.200 MM	0.200 MM
105_OHM_DIFF	TOP_BOTTOM	Y	0.089 MM	0.089 MM		0.220 MM	0.220 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
110_OHM_DIFF	110A, 110B, 110C, 110D1	Y	0.065 MM	0.065 MM		0.2 MM	0.2 MM
110_OHM_DIFF	11L1, 11L11	Y	0.065 MM	0.065 MM		0.2 MM	0.2 MM
110_OHM_DIFF	TOP_BOTTOM	Y	0.075 MM	0.075 MM		0.330 MM	0.330 MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	-DEFAULT	?
HGA_F1MM	*	-DEFAULT	?
HGA_F2MM	*	-DEFAULT	?
POT2_SPACE	*	0.071 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1.5:1_SPACING	*	0.15 MM	?
2:1_SPACING	*	0.2 MM	?
2.5:1_SPACING	*	0.25 MM	?
3:1_SPACING	*	0.3 MM	?
4:1_SPACING	*	0.4 MM	?
5:1_SPACING	*	0.5 MM	?

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF_ALT	*	N	<STANDARD	<STANDARD	<STANDARD	<STANDARD	<STANDARD
90_OHM_DIFF_ALT	DIFF_100A_DIFF_100A_100A10	Y	0.099 MM	0.099 MM		0.280 MM	0.280 MM
90_OHM_DIFF_ALT	ISL2_ISL11	Y	0.099 MM	0.099 MM		0.280 MM	0.280 MM
90_OHM_DIFF_ALT	TOP_BOTTOM	Y	0.130 MM	0.130 MM		0.300 MM	0.300 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_DIFF_BGA	*	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF	>100_OHM_DIFF
100_DIFF_BGA	ISL3, ISL4	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM
100_DIFF_BGA	ISL9, ISL10	Y	0.075 MM	0.075 MM		0.125 MM	0.125 MM

NOTE: 100_DIFF_BGA is 100-ohms differential impedance on outer layers and 95-ohms on inner layers.


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
2X_DIELECTRIC	*	0.140 MM	?
3X_DIELECTRIC	*	0.210 MM	?
4X_DIELECTRIC	*	0.280 MM	?
5X_DIELECTRIC	*	0.350 MM	?
7X_DIELECTRIC	*	0.490 MM	?
10X_DIELECTRIC	*	0.700 MM	?

SYNC MASTER-K18 MLR		SYNC DATE=04/27/2010	
PAGE TITLE			
PCB Rule Definitions			
	Apple Inc.		DRAWING NUMBER 051-9585
			SIZE D
			REVISION 3.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I I I NOT TO REPRODUCE OR COPY IT I I I I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I I I I I ALL RIGHTS RESERVED		PAGE 109 OF 132	
		SHEET 102 OF 105	


DDR 1.5V S3 (CPU & Memory) Current Sense (IM1C)

Gain: 231.4x, EDP: 14.1 A
Rsense: 0.001 (RD010)
V accross Rsense: 14.1 mV
Gain needed: 234.1x




GPU 1.05V Current Sense (IG1C)

Gain: 649.35x, EDP: 4.9 A
Rsense: 0.001 (RD8310)
V accross Rsense: 4.9 mV
Gain needed: 673.47x




GPU FB (1.35V/1.5V) Current Sense (IG3C)

Gain: 294.12x, EDP: 11 A
Rsense: 0.001 (R8360)
V accross Rsense: 11 mV
Gain needed: 300x




GPU FB (1.35V/1.5V) Voltage Sense (VG3C)




PCH Core (PCH VCCIO) Current Sense (ISBC)

Gain: 100x, EDP: 11.4 A
Rsense: 0.002 (R9840)
V accross Rsense: 22.8 mV
Gain needed: 144.7x




HDD Current Sense (IHDC)

Gain: 1000x, EDP: 2.5 A (12.5 W)
Rsense: 0.001 (R4599)
V accross Rsense: 2.5 mV
Gain needed: 1320x




Airport Current Sense (IAPC)

Gain: 606x, EDP: 1 A
Rsense: 0.005 (R3552)
V accross Rsense: 5 mV
Gain needed: 660x



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES,100K,201	CD029,CD049		LOADISNS:NO
117S0008	3	RES,100K,201	CD019,CD039,CD069		XWLOADISNS:NO

Power Sensors: SMC Extended		DRAWING NUMBER	051-9585	SIZE	D
Apple Inc.		REVISION	3.0.0	BRANCH	
NOTICE OF PROPRIETARY PROPERTY:		PAGE	130 OF 132	SHEET	103 OF 105
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:					
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE					
II NOT TO REPRODUCE OR COPY IT					
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART					
IV ALL RIGHTS RESERVED					



Debug ADC
I2C Address: 0x10 / 0x11
ADC Range: 0V to 4.096V
LSB: 0.001V

LCD Backlight Current Sense (IBLC)

Gain: 500x. EDP: 0.7 A
Rsense: 0.005 (RD120)
V across Rsense: 3.5 mV
Gain needed: 942x

3.3V S3 Current Sense (IR1C)

Gain: 500x. EDP: 1.8 A
Rsense: 0.003 (RD164)
V across Rsense: 5.4 mV
Gain needed: 611x

LCD Backlight Voltage Sense (VBLC)

Divider: ~1/22

T29 Current Sense (IHSP)


Gain: 215.5x. EDP: 3 A
Rsense: 0.005 (RD140)
V across Rsense: 15 mV
Gain needed: 220x

GPU 3.3V S0 Current Sense (IG2C)

Gain: 500x. EDP: 1.0 A
Rsense: 0.005 (RD170)
V across Rsense: 5 mV
Gain needed: 660x

DRAWING NUMBER		DRAWING NUMBER	051-9585
PAGE TITLE		REVISION	3.0.0
Power Sensors: Debug ADC		BRANCH	
Apple Inc.		PAGE	131 OF 132
NOTICE OF PROPRIETARY PROPERTY:		SHEET	104 OF 105
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

CPU Rippler Voltage Sense (VCRP)



PAGE TITLE		PAGE TITLE	
Power Sensors: CPU Ripple		Power Sensors: CPU Ripple	
Apple Inc.		DRAWING NUMBER	051-9585
		REVISION	3.0.0
		BRANCH	
		PAGE	132 OF 132
		SHEET	105 OF 105